2012-06-22 17:40:48 +08:00
|
|
|
/*
|
|
|
|
* Device Tree Source for AM33XX SoC
|
|
|
|
*
|
|
|
|
* Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com/
|
|
|
|
*
|
|
|
|
* This file is licensed under the terms of the GNU General Public License
|
|
|
|
* version 2. This program is licensed "as is" without any warranty of any
|
|
|
|
* kind, whether express or implied.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/include/ "skeleton.dtsi"
|
|
|
|
|
|
|
|
/ {
|
|
|
|
compatible = "ti,am33xx";
|
2012-10-24 16:47:52 +08:00
|
|
|
interrupt-parent = <&intc>;
|
2012-06-22 17:40:48 +08:00
|
|
|
|
|
|
|
aliases {
|
|
|
|
serial0 = &uart1;
|
|
|
|
serial1 = &uart2;
|
|
|
|
serial2 = &uart3;
|
|
|
|
serial3 = &uart4;
|
|
|
|
serial4 = &uart5;
|
|
|
|
serial5 = &uart6;
|
|
|
|
};
|
|
|
|
|
|
|
|
cpus {
|
|
|
|
cpu@0 {
|
|
|
|
compatible = "arm,cortex-a8";
|
2012-08-31 17:37:20 +08:00
|
|
|
|
|
|
|
/*
|
|
|
|
* To consider voltage drop between PMIC and SoC,
|
|
|
|
* tolerance value is reduced to 2% from 4% and
|
|
|
|
* voltage value is increased as a precaution.
|
|
|
|
*/
|
|
|
|
operating-points = <
|
|
|
|
/* kHz uV */
|
|
|
|
720000 1285000
|
|
|
|
600000 1225000
|
|
|
|
500000 1125000
|
|
|
|
275000 1125000
|
|
|
|
>;
|
|
|
|
voltage-tolerance = <2>; /* 2 percentage */
|
|
|
|
clock-latency = <300000>; /* From omap-cpufreq driver */
|
2012-06-22 17:40:48 +08:00
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
/*
|
|
|
|
* The soc node represents the soc top level view. It is uses for IPs
|
|
|
|
* that are not memory mapped in the MPU view or for the MPU itself.
|
|
|
|
*/
|
|
|
|
soc {
|
|
|
|
compatible = "ti,omap-infra";
|
|
|
|
mpu {
|
|
|
|
compatible = "ti,omap3-mpu";
|
|
|
|
ti,hwmods = "mpu";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2012-09-20 05:19:26 +08:00
|
|
|
am33xx_pinmux: pinmux@44e10800 {
|
|
|
|
compatible = "pinctrl-single";
|
|
|
|
reg = <0x44e10800 0x0238>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
pinctrl-single,register-width = <32>;
|
|
|
|
pinctrl-single,function-mask = <0x7f>;
|
|
|
|
};
|
|
|
|
|
2012-06-22 17:40:48 +08:00
|
|
|
/*
|
|
|
|
* XXX: Use a flat representation of the AM33XX interconnect.
|
|
|
|
* The real AM33XX interconnect network is quite complex.Since
|
|
|
|
* that will not bring real advantage to represent that in DT
|
|
|
|
* for the moment, just use a fake OCP bus entry to represent
|
|
|
|
* the whole bus hierarchy.
|
|
|
|
*/
|
|
|
|
ocp {
|
|
|
|
compatible = "simple-bus";
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
ranges;
|
|
|
|
ti,hwmods = "l3_main";
|
|
|
|
|
|
|
|
intc: interrupt-controller@48200000 {
|
|
|
|
compatible = "ti,omap2-intc";
|
|
|
|
interrupt-controller;
|
|
|
|
#interrupt-cells = <1>;
|
|
|
|
ti,intc-size = <128>;
|
|
|
|
reg = <0x48200000 0x1000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
gpio1: gpio@44e07000 {
|
|
|
|
compatible = "ti,omap4-gpio";
|
|
|
|
ti,hwmods = "gpio1";
|
|
|
|
gpio-controller;
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
interrupt-controller;
|
|
|
|
#interrupt-cells = <1>;
|
2012-08-27 19:51:01 +08:00
|
|
|
reg = <0x44e07000 0x1000>;
|
|
|
|
interrupts = <96>;
|
2012-06-22 17:40:48 +08:00
|
|
|
};
|
|
|
|
|
2012-08-27 19:29:08 +08:00
|
|
|
gpio2: gpio@4804c000 {
|
2012-06-22 17:40:48 +08:00
|
|
|
compatible = "ti,omap4-gpio";
|
|
|
|
ti,hwmods = "gpio2";
|
|
|
|
gpio-controller;
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
interrupt-controller;
|
|
|
|
#interrupt-cells = <1>;
|
2012-08-27 19:51:01 +08:00
|
|
|
reg = <0x4804c000 0x1000>;
|
|
|
|
interrupts = <98>;
|
2012-06-22 17:40:48 +08:00
|
|
|
};
|
|
|
|
|
2012-08-27 19:29:08 +08:00
|
|
|
gpio3: gpio@481ac000 {
|
2012-06-22 17:40:48 +08:00
|
|
|
compatible = "ti,omap4-gpio";
|
|
|
|
ti,hwmods = "gpio3";
|
|
|
|
gpio-controller;
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
interrupt-controller;
|
|
|
|
#interrupt-cells = <1>;
|
2012-08-27 19:51:01 +08:00
|
|
|
reg = <0x481ac000 0x1000>;
|
|
|
|
interrupts = <32>;
|
2012-06-22 17:40:48 +08:00
|
|
|
};
|
|
|
|
|
2012-08-27 19:29:08 +08:00
|
|
|
gpio4: gpio@481ae000 {
|
2012-06-22 17:40:48 +08:00
|
|
|
compatible = "ti,omap4-gpio";
|
|
|
|
ti,hwmods = "gpio4";
|
|
|
|
gpio-controller;
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
interrupt-controller;
|
|
|
|
#interrupt-cells = <1>;
|
2012-08-27 19:51:01 +08:00
|
|
|
reg = <0x481ae000 0x1000>;
|
|
|
|
interrupts = <62>;
|
2012-06-22 17:40:48 +08:00
|
|
|
};
|
|
|
|
|
2012-08-27 19:29:08 +08:00
|
|
|
uart1: serial@44e09000 {
|
2012-06-22 17:40:48 +08:00
|
|
|
compatible = "ti,omap3-uart";
|
|
|
|
ti,hwmods = "uart1";
|
|
|
|
clock-frequency = <48000000>;
|
2012-08-27 19:51:01 +08:00
|
|
|
reg = <0x44e09000 0x2000>;
|
|
|
|
interrupts = <72>;
|
2012-08-15 19:23:25 +08:00
|
|
|
status = "disabled";
|
2012-06-22 17:40:48 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
uart2: serial@48022000 {
|
|
|
|
compatible = "ti,omap3-uart";
|
|
|
|
ti,hwmods = "uart2";
|
|
|
|
clock-frequency = <48000000>;
|
2012-08-27 19:51:01 +08:00
|
|
|
reg = <0x48022000 0x2000>;
|
|
|
|
interrupts = <73>;
|
2012-08-15 19:23:25 +08:00
|
|
|
status = "disabled";
|
2012-06-22 17:40:48 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
uart3: serial@48024000 {
|
|
|
|
compatible = "ti,omap3-uart";
|
|
|
|
ti,hwmods = "uart3";
|
|
|
|
clock-frequency = <48000000>;
|
2012-08-27 19:51:01 +08:00
|
|
|
reg = <0x48024000 0x2000>;
|
|
|
|
interrupts = <74>;
|
2012-08-15 19:23:25 +08:00
|
|
|
status = "disabled";
|
2012-06-22 17:40:48 +08:00
|
|
|
};
|
|
|
|
|
2012-08-27 19:29:08 +08:00
|
|
|
uart4: serial@481a6000 {
|
2012-06-22 17:40:48 +08:00
|
|
|
compatible = "ti,omap3-uart";
|
|
|
|
ti,hwmods = "uart4";
|
|
|
|
clock-frequency = <48000000>;
|
2012-08-27 19:51:01 +08:00
|
|
|
reg = <0x481a6000 0x2000>;
|
|
|
|
interrupts = <44>;
|
2012-08-15 19:23:25 +08:00
|
|
|
status = "disabled";
|
2012-06-22 17:40:48 +08:00
|
|
|
};
|
|
|
|
|
2012-08-27 19:29:08 +08:00
|
|
|
uart5: serial@481a8000 {
|
2012-06-22 17:40:48 +08:00
|
|
|
compatible = "ti,omap3-uart";
|
|
|
|
ti,hwmods = "uart5";
|
|
|
|
clock-frequency = <48000000>;
|
2012-08-27 19:51:01 +08:00
|
|
|
reg = <0x481a8000 0x2000>;
|
|
|
|
interrupts = <45>;
|
2012-08-15 19:23:25 +08:00
|
|
|
status = "disabled";
|
2012-06-22 17:40:48 +08:00
|
|
|
};
|
|
|
|
|
2012-08-27 19:29:08 +08:00
|
|
|
uart6: serial@481aa000 {
|
2012-06-22 17:40:48 +08:00
|
|
|
compatible = "ti,omap3-uart";
|
|
|
|
ti,hwmods = "uart6";
|
|
|
|
clock-frequency = <48000000>;
|
2012-08-27 19:51:01 +08:00
|
|
|
reg = <0x481aa000 0x2000>;
|
|
|
|
interrupts = <46>;
|
2012-08-15 19:23:25 +08:00
|
|
|
status = "disabled";
|
2012-06-22 17:40:48 +08:00
|
|
|
};
|
|
|
|
|
2012-08-27 19:29:08 +08:00
|
|
|
i2c1: i2c@44e0b000 {
|
2012-06-22 17:40:48 +08:00
|
|
|
compatible = "ti,omap4-i2c";
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
ti,hwmods = "i2c1";
|
2012-08-27 19:51:01 +08:00
|
|
|
reg = <0x44e0b000 0x1000>;
|
|
|
|
interrupts = <70>;
|
2012-08-15 19:23:25 +08:00
|
|
|
status = "disabled";
|
2012-06-22 17:40:48 +08:00
|
|
|
};
|
|
|
|
|
2012-08-27 19:29:08 +08:00
|
|
|
i2c2: i2c@4802a000 {
|
2012-06-22 17:40:48 +08:00
|
|
|
compatible = "ti,omap4-i2c";
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
ti,hwmods = "i2c2";
|
2012-08-27 19:51:01 +08:00
|
|
|
reg = <0x4802a000 0x1000>;
|
|
|
|
interrupts = <71>;
|
2012-08-15 19:23:25 +08:00
|
|
|
status = "disabled";
|
2012-06-22 17:40:48 +08:00
|
|
|
};
|
|
|
|
|
2012-08-27 19:29:08 +08:00
|
|
|
i2c3: i2c@4819c000 {
|
2012-06-22 17:40:48 +08:00
|
|
|
compatible = "ti,omap4-i2c";
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
ti,hwmods = "i2c3";
|
2012-08-27 19:51:01 +08:00
|
|
|
reg = <0x4819c000 0x1000>;
|
|
|
|
interrupts = <30>;
|
2012-08-15 19:23:25 +08:00
|
|
|
status = "disabled";
|
2012-06-22 17:40:48 +08:00
|
|
|
};
|
2012-07-04 20:30:37 +08:00
|
|
|
|
|
|
|
wdt2: wdt@44e35000 {
|
|
|
|
compatible = "ti,omap3-wdt";
|
|
|
|
ti,hwmods = "wd_timer2";
|
2012-08-27 19:51:01 +08:00
|
|
|
reg = <0x44e35000 0x1000>;
|
|
|
|
interrupts = <91>;
|
2012-07-04 20:30:37 +08:00
|
|
|
};
|
2012-09-20 05:19:27 +08:00
|
|
|
|
|
|
|
dcan0: d_can@481cc000 {
|
|
|
|
compatible = "bosch,d_can";
|
|
|
|
ti,hwmods = "d_can0";
|
|
|
|
reg = <0x481cc000 0x2000>;
|
|
|
|
interrupts = <52>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
dcan1: d_can@481d0000 {
|
|
|
|
compatible = "bosch,d_can";
|
|
|
|
ti,hwmods = "d_can1";
|
|
|
|
reg = <0x481d0000 0x2000>;
|
|
|
|
interrupts = <55>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
2012-10-19 22:59:00 +08:00
|
|
|
|
|
|
|
timer1: timer@44e31000 {
|
|
|
|
compatible = "ti,omap2-timer";
|
|
|
|
reg = <0x44e31000 0x400>;
|
|
|
|
interrupts = <67>;
|
|
|
|
ti,hwmods = "timer1";
|
|
|
|
ti,timer-alwon;
|
|
|
|
};
|
|
|
|
|
|
|
|
timer2: timer@48040000 {
|
|
|
|
compatible = "ti,omap2-timer";
|
|
|
|
reg = <0x48040000 0x400>;
|
|
|
|
interrupts = <68>;
|
|
|
|
ti,hwmods = "timer2";
|
|
|
|
};
|
|
|
|
|
|
|
|
timer3: timer@48042000 {
|
|
|
|
compatible = "ti,omap2-timer";
|
|
|
|
reg = <0x48042000 0x400>;
|
|
|
|
interrupts = <69>;
|
|
|
|
ti,hwmods = "timer3";
|
|
|
|
};
|
|
|
|
|
|
|
|
timer4: timer@48044000 {
|
|
|
|
compatible = "ti,omap2-timer";
|
|
|
|
reg = <0x48044000 0x400>;
|
|
|
|
interrupts = <92>;
|
|
|
|
ti,hwmods = "timer4";
|
|
|
|
ti,timer-pwm;
|
|
|
|
};
|
|
|
|
|
|
|
|
timer5: timer@48046000 {
|
|
|
|
compatible = "ti,omap2-timer";
|
|
|
|
reg = <0x48046000 0x400>;
|
|
|
|
interrupts = <93>;
|
|
|
|
ti,hwmods = "timer5";
|
|
|
|
ti,timer-pwm;
|
|
|
|
};
|
|
|
|
|
|
|
|
timer6: timer@48048000 {
|
|
|
|
compatible = "ti,omap2-timer";
|
|
|
|
reg = <0x48048000 0x400>;
|
|
|
|
interrupts = <94>;
|
|
|
|
ti,hwmods = "timer6";
|
|
|
|
ti,timer-pwm;
|
|
|
|
};
|
|
|
|
|
|
|
|
timer7: timer@4804a000 {
|
|
|
|
compatible = "ti,omap2-timer";
|
|
|
|
reg = <0x4804a000 0x400>;
|
|
|
|
interrupts = <95>;
|
|
|
|
ti,hwmods = "timer7";
|
|
|
|
ti,timer-pwm;
|
|
|
|
};
|
2012-06-22 17:40:48 +08:00
|
|
|
};
|
|
|
|
};
|