2019-05-27 14:55:05 +08:00
|
|
|
// SPDX-License-Identifier: GPL-2.0-or-later
|
2005-04-17 06:20:36 +08:00
|
|
|
/*
|
|
|
|
* Driver for Digigram miXart soundcards
|
|
|
|
*
|
|
|
|
* DSP firmware management
|
|
|
|
*
|
|
|
|
* Copyright (c) 2003 by Digigram <alsa@digigram.com>
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/interrupt.h>
|
|
|
|
#include <linux/pci.h>
|
|
|
|
#include <linux/firmware.h>
|
2007-07-18 01:50:53 +08:00
|
|
|
#include <linux/vmalloc.h>
|
include cleanup: Update gfp.h and slab.h includes to prepare for breaking implicit slab.h inclusion from percpu.h
percpu.h is included by sched.h and module.h and thus ends up being
included when building most .c files. percpu.h includes slab.h which
in turn includes gfp.h making everything defined by the two files
universally available and complicating inclusion dependencies.
percpu.h -> slab.h dependency is about to be removed. Prepare for
this change by updating users of gfp and slab facilities include those
headers directly instead of assuming availability. As this conversion
needs to touch large number of source files, the following script is
used as the basis of conversion.
http://userweb.kernel.org/~tj/misc/slabh-sweep.py
The script does the followings.
* Scan files for gfp and slab usages and update includes such that
only the necessary includes are there. ie. if only gfp is used,
gfp.h, if slab is used, slab.h.
* When the script inserts a new include, it looks at the include
blocks and try to put the new include such that its order conforms
to its surrounding. It's put in the include block which contains
core kernel includes, in the same order that the rest are ordered -
alphabetical, Christmas tree, rev-Xmas-tree or at the end if there
doesn't seem to be any matching order.
* If the script can't find a place to put a new include (mostly
because the file doesn't have fitting include block), it prints out
an error message indicating which .h file needs to be added to the
file.
The conversion was done in the following steps.
1. The initial automatic conversion of all .c files updated slightly
over 4000 files, deleting around 700 includes and adding ~480 gfp.h
and ~3000 slab.h inclusions. The script emitted errors for ~400
files.
2. Each error was manually checked. Some didn't need the inclusion,
some needed manual addition while adding it to implementation .h or
embedding .c file was more appropriate for others. This step added
inclusions to around 150 files.
3. The script was run again and the output was compared to the edits
from #2 to make sure no file was left behind.
4. Several build tests were done and a couple of problems were fixed.
e.g. lib/decompress_*.c used malloc/free() wrappers around slab
APIs requiring slab.h to be added manually.
5. The script was run on all .h files but without automatically
editing them as sprinkling gfp.h and slab.h inclusions around .h
files could easily lead to inclusion dependency hell. Most gfp.h
inclusion directives were ignored as stuff from gfp.h was usually
wildly available and often used in preprocessor macros. Each
slab.h inclusion directive was examined and added manually as
necessary.
6. percpu.h was updated not to include slab.h.
7. Build test were done on the following configurations and failures
were fixed. CONFIG_GCOV_KERNEL was turned off for all tests (as my
distributed build env didn't work with gcov compiles) and a few
more options had to be turned off depending on archs to make things
build (like ipr on powerpc/64 which failed due to missing writeq).
* x86 and x86_64 UP and SMP allmodconfig and a custom test config.
* powerpc and powerpc64 SMP allmodconfig
* sparc and sparc64 SMP allmodconfig
* ia64 SMP allmodconfig
* s390 SMP allmodconfig
* alpha SMP allmodconfig
* um on x86_64 SMP allmodconfig
8. percpu.h modifications were reverted so that it could be applied as
a separate patch and serve as bisection point.
Given the fact that I had only a couple of failures from tests on step
6, I'm fairly confident about the coverage of this conversion patch.
If there is a breakage, it's likely to be something in one of the arch
headers which should be easily discoverable easily on most builds of
the specific arch.
Signed-off-by: Tejun Heo <tj@kernel.org>
Guess-its-ok-by: Christoph Lameter <cl@linux-foundation.org>
Cc: Ingo Molnar <mingo@redhat.com>
Cc: Lee Schermerhorn <Lee.Schermerhorn@hp.com>
2010-03-24 16:04:11 +08:00
|
|
|
#include <linux/slab.h>
|
2011-07-16 00:38:28 +08:00
|
|
|
#include <linux/module.h>
|
2015-01-28 23:49:33 +08:00
|
|
|
#include <linux/io.h>
|
2005-04-17 06:20:36 +08:00
|
|
|
#include <sound/core.h>
|
|
|
|
#include "mixart.h"
|
|
|
|
#include "mixart_mixer.h"
|
|
|
|
#include "mixart_core.h"
|
|
|
|
#include "mixart_hwdep.h"
|
|
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
* wait for a value on a peudo register, exit with a timeout
|
|
|
|
*
|
2014-11-11 00:09:22 +08:00
|
|
|
* @mgr: pointer to miXart manager structure
|
|
|
|
* @offset: unsigned pseudo_register base + offset of value
|
|
|
|
* @is_egal: wait for the equal value
|
|
|
|
* @value: value
|
|
|
|
* @timeout: timeout in centisenconds
|
2005-04-17 06:20:36 +08:00
|
|
|
*/
|
2005-11-17 22:01:08 +08:00
|
|
|
static int mixart_wait_nice_for_register_value(struct mixart_mgr *mgr,
|
|
|
|
u32 offset, int is_egal,
|
|
|
|
u32 value, unsigned long timeout)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
|
|
|
unsigned long end_time = jiffies + (timeout * HZ / 100);
|
|
|
|
u32 read;
|
|
|
|
|
|
|
|
do { /* we may take too long time in this loop.
|
|
|
|
* so give controls back to kernel if needed.
|
|
|
|
*/
|
|
|
|
cond_resched();
|
|
|
|
|
|
|
|
read = readl_be( MIXART_MEM( mgr, offset ));
|
|
|
|
if(is_egal) {
|
|
|
|
if(read == value) return 0;
|
|
|
|
}
|
|
|
|
else { /* wait for different value */
|
|
|
|
if(read != value) return 0;
|
|
|
|
}
|
|
|
|
} while ( time_after_eq(end_time, jiffies) );
|
|
|
|
|
|
|
|
return -EBUSY;
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
structures needed to upload elf code packets
|
|
|
|
*/
|
|
|
|
struct snd_mixart_elf32_ehdr {
|
|
|
|
u8 e_ident[16];
|
2018-07-26 05:24:05 +08:00
|
|
|
__be16 e_type;
|
|
|
|
__be16 e_machine;
|
|
|
|
__be32 e_version;
|
|
|
|
__be32 e_entry;
|
|
|
|
__be32 e_phoff;
|
|
|
|
__be32 e_shoff;
|
|
|
|
__be32 e_flags;
|
|
|
|
__be16 e_ehsize;
|
|
|
|
__be16 e_phentsize;
|
|
|
|
__be16 e_phnum;
|
|
|
|
__be16 e_shentsize;
|
|
|
|
__be16 e_shnum;
|
|
|
|
__be16 e_shstrndx;
|
2005-04-17 06:20:36 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
struct snd_mixart_elf32_phdr {
|
2018-07-26 05:24:05 +08:00
|
|
|
__be32 p_type;
|
|
|
|
__be32 p_offset;
|
|
|
|
__be32 p_vaddr;
|
|
|
|
__be32 p_paddr;
|
|
|
|
__be32 p_filesz;
|
|
|
|
__be32 p_memsz;
|
|
|
|
__be32 p_flags;
|
|
|
|
__be32 p_align;
|
2005-04-17 06:20:36 +08:00
|
|
|
};
|
|
|
|
|
2005-11-17 22:01:08 +08:00
|
|
|
static int mixart_load_elf(struct mixart_mgr *mgr, const struct firmware *dsp )
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
|
|
|
char elf32_magic_number[4] = {0x7f,'E','L','F'};
|
2005-11-17 22:01:08 +08:00
|
|
|
struct snd_mixart_elf32_ehdr *elf_header;
|
2005-04-17 06:20:36 +08:00
|
|
|
int i;
|
|
|
|
|
2005-11-17 22:01:08 +08:00
|
|
|
elf_header = (struct snd_mixart_elf32_ehdr *)dsp->data;
|
2005-04-17 06:20:36 +08:00
|
|
|
for( i=0; i<4; i++ )
|
|
|
|
if ( elf32_magic_number[i] != elf_header->e_ident[i] )
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
if( elf_header->e_phoff != 0 ) {
|
2005-11-17 22:01:08 +08:00
|
|
|
struct snd_mixart_elf32_phdr elf_programheader;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
for( i=0; i < be16_to_cpu(elf_header->e_phnum); i++ ) {
|
|
|
|
u32 pos = be32_to_cpu(elf_header->e_phoff) + (u32)(i * be16_to_cpu(elf_header->e_phentsize));
|
|
|
|
|
|
|
|
memcpy( &elf_programheader, dsp->data + pos, sizeof(elf_programheader) );
|
|
|
|
|
|
|
|
if(elf_programheader.p_type != 0) {
|
|
|
|
if( elf_programheader.p_filesz != 0 ) {
|
|
|
|
memcpy_toio( MIXART_MEM( mgr, be32_to_cpu(elf_programheader.p_vaddr)),
|
|
|
|
dsp->data + be32_to_cpu( elf_programheader.p_offset ),
|
|
|
|
be32_to_cpu( elf_programheader.p_filesz ));
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* get basic information and init miXart
|
|
|
|
*/
|
|
|
|
|
|
|
|
/* audio IDs for request to the board */
|
|
|
|
#define MIXART_FIRST_ANA_AUDIO_ID 0
|
|
|
|
#define MIXART_FIRST_DIG_AUDIO_ID 8
|
|
|
|
|
2005-11-17 22:01:08 +08:00
|
|
|
static int mixart_enum_connectors(struct mixart_mgr *mgr)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
|
|
|
u32 k;
|
|
|
|
int err;
|
2005-11-17 22:01:08 +08:00
|
|
|
struct mixart_msg request;
|
|
|
|
struct mixart_enum_connector_resp *connector;
|
|
|
|
struct mixart_audio_info_req *audio_info_req;
|
|
|
|
struct mixart_audio_info_resp *audio_info;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
connector = kmalloc(sizeof(*connector), GFP_KERNEL);
|
|
|
|
audio_info_req = kmalloc(sizeof(*audio_info_req), GFP_KERNEL);
|
|
|
|
audio_info = kmalloc(sizeof(*audio_info), GFP_KERNEL);
|
|
|
|
if (! connector || ! audio_info_req || ! audio_info) {
|
|
|
|
err = -ENOMEM;
|
|
|
|
goto __error;
|
|
|
|
}
|
|
|
|
|
|
|
|
audio_info_req->line_max_level = MIXART_FLOAT_P_22_0_TO_HEX;
|
|
|
|
audio_info_req->micro_max_level = MIXART_FLOAT_M_20_0_TO_HEX;
|
|
|
|
audio_info_req->cd_max_level = MIXART_FLOAT____0_0_TO_HEX;
|
|
|
|
|
|
|
|
request.message_id = MSG_SYSTEM_ENUM_PLAY_CONNECTOR;
|
2005-11-17 22:01:08 +08:00
|
|
|
request.uid = (struct mixart_uid){0,0}; /* board num = 0 */
|
2005-04-17 06:20:36 +08:00
|
|
|
request.data = NULL;
|
|
|
|
request.size = 0;
|
|
|
|
|
|
|
|
err = snd_mixart_send_msg(mgr, &request, sizeof(*connector), connector);
|
|
|
|
if((err < 0) || (connector->error_code) || (connector->uid_count > MIXART_MAX_PHYS_CONNECTORS)) {
|
2014-02-26 00:51:46 +08:00
|
|
|
dev_err(&mgr->pci->dev,
|
|
|
|
"error MSG_SYSTEM_ENUM_PLAY_CONNECTOR\n");
|
2005-04-17 06:20:36 +08:00
|
|
|
err = -EINVAL;
|
|
|
|
goto __error;
|
|
|
|
}
|
|
|
|
|
|
|
|
for(k=0; k < connector->uid_count; k++) {
|
2005-11-17 22:01:08 +08:00
|
|
|
struct mixart_pipe *pipe;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
if(k < MIXART_FIRST_DIG_AUDIO_ID) {
|
|
|
|
pipe = &mgr->chip[k/2]->pipe_out_ana;
|
|
|
|
} else {
|
|
|
|
pipe = &mgr->chip[(k-MIXART_FIRST_DIG_AUDIO_ID)/2]->pipe_out_dig;
|
|
|
|
}
|
|
|
|
if(k & 1) {
|
|
|
|
pipe->uid_right_connector = connector->uid[k]; /* odd */
|
|
|
|
} else {
|
|
|
|
pipe->uid_left_connector = connector->uid[k]; /* even */
|
|
|
|
}
|
|
|
|
|
2014-02-26 00:51:46 +08:00
|
|
|
/* dev_dbg(&mgr->pci->dev, "playback connector[%d].object_id = %x\n", k, connector->uid[k].object_id); */
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
/* TODO: really need send_msg MSG_CONNECTOR_GET_AUDIO_INFO for each connector ? perhaps for analog level caps ? */
|
|
|
|
request.message_id = MSG_CONNECTOR_GET_AUDIO_INFO;
|
|
|
|
request.uid = connector->uid[k];
|
|
|
|
request.data = audio_info_req;
|
|
|
|
request.size = sizeof(*audio_info_req);
|
|
|
|
|
|
|
|
err = snd_mixart_send_msg(mgr, &request, sizeof(*audio_info), audio_info);
|
|
|
|
if( err < 0 ) {
|
2014-02-26 00:51:46 +08:00
|
|
|
dev_err(&mgr->pci->dev,
|
|
|
|
"error MSG_CONNECTOR_GET_AUDIO_INFO\n");
|
2005-04-17 06:20:36 +08:00
|
|
|
goto __error;
|
|
|
|
}
|
2014-02-26 00:51:46 +08:00
|
|
|
/*dev_dbg(&mgr->pci->dev, "play analog_info.analog_level_present = %x\n", audio_info->info.analog_info.analog_level_present);*/
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
request.message_id = MSG_SYSTEM_ENUM_RECORD_CONNECTOR;
|
2005-11-17 22:01:08 +08:00
|
|
|
request.uid = (struct mixart_uid){0,0}; /* board num = 0 */
|
2005-04-17 06:20:36 +08:00
|
|
|
request.data = NULL;
|
|
|
|
request.size = 0;
|
|
|
|
|
|
|
|
err = snd_mixart_send_msg(mgr, &request, sizeof(*connector), connector);
|
|
|
|
if((err < 0) || (connector->error_code) || (connector->uid_count > MIXART_MAX_PHYS_CONNECTORS)) {
|
2014-02-26 00:51:46 +08:00
|
|
|
dev_err(&mgr->pci->dev,
|
|
|
|
"error MSG_SYSTEM_ENUM_RECORD_CONNECTOR\n");
|
2005-04-17 06:20:36 +08:00
|
|
|
err = -EINVAL;
|
|
|
|
goto __error;
|
|
|
|
}
|
|
|
|
|
|
|
|
for(k=0; k < connector->uid_count; k++) {
|
2005-11-17 22:01:08 +08:00
|
|
|
struct mixart_pipe *pipe;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
if(k < MIXART_FIRST_DIG_AUDIO_ID) {
|
|
|
|
pipe = &mgr->chip[k/2]->pipe_in_ana;
|
|
|
|
} else {
|
|
|
|
pipe = &mgr->chip[(k-MIXART_FIRST_DIG_AUDIO_ID)/2]->pipe_in_dig;
|
|
|
|
}
|
|
|
|
if(k & 1) {
|
|
|
|
pipe->uid_right_connector = connector->uid[k]; /* odd */
|
|
|
|
} else {
|
|
|
|
pipe->uid_left_connector = connector->uid[k]; /* even */
|
|
|
|
}
|
|
|
|
|
2014-02-26 00:51:46 +08:00
|
|
|
/* dev_dbg(&mgr->pci->dev, "capture connector[%d].object_id = %x\n", k, connector->uid[k].object_id); */
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
/* TODO: really need send_msg MSG_CONNECTOR_GET_AUDIO_INFO for each connector ? perhaps for analog level caps ? */
|
|
|
|
request.message_id = MSG_CONNECTOR_GET_AUDIO_INFO;
|
|
|
|
request.uid = connector->uid[k];
|
|
|
|
request.data = audio_info_req;
|
|
|
|
request.size = sizeof(*audio_info_req);
|
|
|
|
|
|
|
|
err = snd_mixart_send_msg(mgr, &request, sizeof(*audio_info), audio_info);
|
|
|
|
if( err < 0 ) {
|
2014-02-26 00:51:46 +08:00
|
|
|
dev_err(&mgr->pci->dev,
|
|
|
|
"error MSG_CONNECTOR_GET_AUDIO_INFO\n");
|
2005-04-17 06:20:36 +08:00
|
|
|
goto __error;
|
|
|
|
}
|
2014-02-26 00:51:46 +08:00
|
|
|
/*dev_dbg(&mgr->pci->dev, "rec analog_info.analog_level_present = %x\n", audio_info->info.analog_info.analog_level_present);*/
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
err = 0;
|
|
|
|
|
|
|
|
__error:
|
|
|
|
kfree(connector);
|
|
|
|
kfree(audio_info_req);
|
|
|
|
kfree(audio_info);
|
|
|
|
|
|
|
|
return err;
|
|
|
|
}
|
|
|
|
|
2005-11-17 22:01:08 +08:00
|
|
|
static int mixart_enum_physio(struct mixart_mgr *mgr)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
|
|
|
u32 k;
|
|
|
|
int err;
|
2005-11-17 22:01:08 +08:00
|
|
|
struct mixart_msg request;
|
|
|
|
struct mixart_uid get_console_mgr;
|
|
|
|
struct mixart_return_uid console_mgr;
|
|
|
|
struct mixart_uid_enumeration phys_io;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
/* get the uid for the console manager */
|
|
|
|
get_console_mgr.object_id = 0;
|
|
|
|
get_console_mgr.desc = MSG_CONSOLE_MANAGER | 0; /* cardindex = 0 */
|
|
|
|
|
|
|
|
request.message_id = MSG_CONSOLE_GET_CLOCK_UID;
|
|
|
|
request.uid = get_console_mgr;
|
|
|
|
request.data = &get_console_mgr;
|
|
|
|
request.size = sizeof(get_console_mgr);
|
|
|
|
|
|
|
|
err = snd_mixart_send_msg(mgr, &request, sizeof(console_mgr), &console_mgr);
|
|
|
|
|
|
|
|
if( (err < 0) || (console_mgr.error_code != 0) ) {
|
2014-02-26 00:51:46 +08:00
|
|
|
dev_dbg(&mgr->pci->dev,
|
|
|
|
"error MSG_CONSOLE_GET_CLOCK_UID : err=%x\n",
|
|
|
|
console_mgr.error_code);
|
2005-04-17 06:20:36 +08:00
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* used later for clock issues ! */
|
|
|
|
mgr->uid_console_manager = console_mgr.uid;
|
|
|
|
|
|
|
|
request.message_id = MSG_SYSTEM_ENUM_PHYSICAL_IO;
|
2005-11-17 22:01:08 +08:00
|
|
|
request.uid = (struct mixart_uid){0,0};
|
2005-04-17 06:20:36 +08:00
|
|
|
request.data = &console_mgr.uid;
|
|
|
|
request.size = sizeof(console_mgr.uid);
|
|
|
|
|
|
|
|
err = snd_mixart_send_msg(mgr, &request, sizeof(phys_io), &phys_io);
|
|
|
|
if( (err < 0) || ( phys_io.error_code != 0 ) ) {
|
2014-02-26 00:51:46 +08:00
|
|
|
dev_err(&mgr->pci->dev,
|
|
|
|
"error MSG_SYSTEM_ENUM_PHYSICAL_IO err(%x) error_code(%x)\n",
|
|
|
|
err, phys_io.error_code);
|
2005-04-17 06:20:36 +08:00
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
2008-08-08 23:12:14 +08:00
|
|
|
/* min 2 phys io per card (analog in + analog out) */
|
|
|
|
if (phys_io.nb_uid < MIXART_MAX_CARDS * 2)
|
|
|
|
return -EINVAL;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
for(k=0; k<mgr->num_cards; k++) {
|
|
|
|
mgr->chip[k]->uid_in_analog_physio = phys_io.uid[k];
|
|
|
|
mgr->chip[k]->uid_out_analog_physio = phys_io.uid[phys_io.nb_uid/2 + k];
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
|
2005-11-17 22:01:08 +08:00
|
|
|
static int mixart_first_init(struct mixart_mgr *mgr)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
|
|
|
u32 k;
|
|
|
|
int err;
|
2005-11-17 22:01:08 +08:00
|
|
|
struct mixart_msg request;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
if((err = mixart_enum_connectors(mgr)) < 0) return err;
|
|
|
|
|
|
|
|
if((err = mixart_enum_physio(mgr)) < 0) return err;
|
|
|
|
|
|
|
|
/* send a synchro command to card (necessary to do this before first MSG_STREAM_START_STREAM_GRP_PACKET) */
|
|
|
|
/* though why not here */
|
|
|
|
request.message_id = MSG_SYSTEM_SEND_SYNCHRO_CMD;
|
2005-11-17 22:01:08 +08:00
|
|
|
request.uid = (struct mixart_uid){0,0};
|
2005-04-17 06:20:36 +08:00
|
|
|
request.data = NULL;
|
|
|
|
request.size = 0;
|
|
|
|
/* this command has no data. response is a 32 bit status */
|
|
|
|
err = snd_mixart_send_msg(mgr, &request, sizeof(k), &k);
|
|
|
|
if( (err < 0) || (k != 0) ) {
|
2014-02-26 00:51:46 +08:00
|
|
|
dev_err(&mgr->pci->dev, "error MSG_SYSTEM_SEND_SYNCHRO_CMD\n");
|
2005-04-17 06:20:36 +08:00
|
|
|
return err == 0 ? -EINVAL : err;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
/* firmware base addresses (when hard coded) */
|
|
|
|
#define MIXART_MOTHERBOARD_XLX_BASE_ADDRESS 0x00600000
|
|
|
|
|
2005-11-17 22:01:08 +08:00
|
|
|
static int mixart_dsp_load(struct mixart_mgr* mgr, int index, const struct firmware *dsp)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
|
|
|
int err, card_index;
|
|
|
|
u32 status_xilinx, status_elf, status_daught;
|
|
|
|
u32 val;
|
|
|
|
|
|
|
|
/* read motherboard xilinx status */
|
|
|
|
status_xilinx = readl_be( MIXART_MEM( mgr,MIXART_PSEUDOREG_MXLX_STATUS_OFFSET ));
|
|
|
|
/* read elf status */
|
|
|
|
status_elf = readl_be( MIXART_MEM( mgr,MIXART_PSEUDOREG_ELF_STATUS_OFFSET ));
|
|
|
|
/* read daughterboard xilinx status */
|
|
|
|
status_daught = readl_be( MIXART_MEM( mgr,MIXART_PSEUDOREG_DXLX_STATUS_OFFSET ));
|
|
|
|
|
|
|
|
/* motherboard xilinx status 5 will say that the board is performing a reset */
|
2009-02-05 23:11:31 +08:00
|
|
|
if (status_xilinx == 5) {
|
2014-02-26 00:51:46 +08:00
|
|
|
dev_err(&mgr->pci->dev, "miXart is resetting !\n");
|
2005-04-17 06:20:36 +08:00
|
|
|
return -EAGAIN; /* try again later */
|
|
|
|
}
|
|
|
|
|
|
|
|
switch (index) {
|
|
|
|
case MIXART_MOTHERBOARD_XLX_INDEX:
|
|
|
|
|
|
|
|
/* xilinx already loaded ? */
|
2009-02-05 23:11:31 +08:00
|
|
|
if (status_xilinx == 4) {
|
2014-02-26 00:51:46 +08:00
|
|
|
dev_dbg(&mgr->pci->dev, "xilinx is already loaded !\n");
|
2005-04-17 06:20:36 +08:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
/* the status should be 0 == "idle" */
|
2009-02-05 23:11:31 +08:00
|
|
|
if (status_xilinx != 0) {
|
2014-02-26 00:51:46 +08:00
|
|
|
dev_err(&mgr->pci->dev,
|
|
|
|
"xilinx load error ! status = %d\n",
|
2009-02-05 23:11:31 +08:00
|
|
|
status_xilinx);
|
2005-04-17 06:20:36 +08:00
|
|
|
return -EIO; /* modprob -r may help ? */
|
|
|
|
}
|
|
|
|
|
|
|
|
/* check xilinx validity */
|
2008-08-08 23:12:14 +08:00
|
|
|
if (((u32*)(dsp->data))[0] == 0xffffffff)
|
|
|
|
return -EINVAL;
|
|
|
|
if (dsp->size % 4)
|
|
|
|
return -EINVAL;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
/* set xilinx status to copying */
|
|
|
|
writel_be( 1, MIXART_MEM( mgr, MIXART_PSEUDOREG_MXLX_STATUS_OFFSET ));
|
|
|
|
|
|
|
|
/* setup xilinx base address */
|
|
|
|
writel_be( MIXART_MOTHERBOARD_XLX_BASE_ADDRESS, MIXART_MEM( mgr,MIXART_PSEUDOREG_MXLX_BASE_ADDR_OFFSET ));
|
|
|
|
/* setup code size for xilinx file */
|
|
|
|
writel_be( dsp->size, MIXART_MEM( mgr, MIXART_PSEUDOREG_MXLX_SIZE_OFFSET ));
|
|
|
|
|
|
|
|
/* copy xilinx code */
|
|
|
|
memcpy_toio( MIXART_MEM( mgr, MIXART_MOTHERBOARD_XLX_BASE_ADDRESS), dsp->data, dsp->size);
|
|
|
|
|
|
|
|
/* set xilinx status to copy finished */
|
|
|
|
writel_be( 2, MIXART_MEM( mgr, MIXART_PSEUDOREG_MXLX_STATUS_OFFSET ));
|
|
|
|
|
|
|
|
/* return, because no further processing needed */
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
case MIXART_MOTHERBOARD_ELF_INDEX:
|
|
|
|
|
2009-02-05 23:11:31 +08:00
|
|
|
if (status_elf == 4) {
|
2014-02-26 00:51:46 +08:00
|
|
|
dev_dbg(&mgr->pci->dev, "elf file already loaded !\n");
|
2005-04-17 06:20:36 +08:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* the status should be 0 == "idle" */
|
2009-02-05 23:11:31 +08:00
|
|
|
if (status_elf != 0) {
|
2014-02-26 00:51:46 +08:00
|
|
|
dev_err(&mgr->pci->dev,
|
|
|
|
"elf load error ! status = %d\n",
|
2009-02-05 23:11:31 +08:00
|
|
|
status_elf);
|
2005-04-17 06:20:36 +08:00
|
|
|
return -EIO; /* modprob -r may help ? */
|
|
|
|
}
|
|
|
|
|
|
|
|
/* wait for xilinx status == 4 */
|
|
|
|
err = mixart_wait_nice_for_register_value( mgr, MIXART_PSEUDOREG_MXLX_STATUS_OFFSET, 1, 4, 500); /* 5sec */
|
|
|
|
if (err < 0) {
|
2014-02-26 00:51:46 +08:00
|
|
|
dev_err(&mgr->pci->dev, "xilinx was not loaded or "
|
2009-02-05 23:11:31 +08:00
|
|
|
"could not be started\n");
|
2005-04-17 06:20:36 +08:00
|
|
|
return err;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* init some data on the card */
|
|
|
|
writel_be( 0, MIXART_MEM( mgr, MIXART_PSEUDOREG_BOARDNUMBER ) ); /* set miXart boardnumber to 0 */
|
|
|
|
writel_be( 0, MIXART_MEM( mgr, MIXART_FLOWTABLE_PTR ) ); /* reset pointer to flow table on miXart */
|
|
|
|
|
|
|
|
/* set elf status to copying */
|
|
|
|
writel_be( 1, MIXART_MEM( mgr, MIXART_PSEUDOREG_ELF_STATUS_OFFSET ));
|
|
|
|
|
|
|
|
/* process the copying of the elf packets */
|
|
|
|
err = mixart_load_elf( mgr, dsp );
|
|
|
|
if (err < 0) return err;
|
|
|
|
|
|
|
|
/* set elf status to copy finished */
|
|
|
|
writel_be( 2, MIXART_MEM( mgr, MIXART_PSEUDOREG_ELF_STATUS_OFFSET ));
|
|
|
|
|
|
|
|
/* wait for elf status == 4 */
|
|
|
|
err = mixart_wait_nice_for_register_value( mgr, MIXART_PSEUDOREG_ELF_STATUS_OFFSET, 1, 4, 300); /* 3sec */
|
|
|
|
if (err < 0) {
|
2014-02-26 00:51:46 +08:00
|
|
|
dev_err(&mgr->pci->dev, "elf could not be started\n");
|
2005-04-17 06:20:36 +08:00
|
|
|
return err;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* miXart waits at this point on the pointer to the flow table */
|
|
|
|
writel_be( (u32)mgr->flowinfo.addr, MIXART_MEM( mgr, MIXART_FLOWTABLE_PTR ) ); /* give pointer of flow table to miXart */
|
|
|
|
|
|
|
|
return 0; /* return, another xilinx file has to be loaded before */
|
|
|
|
|
|
|
|
case MIXART_AESEBUBOARD_XLX_INDEX:
|
|
|
|
default:
|
|
|
|
|
|
|
|
/* elf and xilinx should be loaded */
|
2009-02-05 23:11:31 +08:00
|
|
|
if (status_elf != 4 || status_xilinx != 4) {
|
2014-02-26 00:51:46 +08:00
|
|
|
dev_err(&mgr->pci->dev, "xilinx or elf not "
|
2009-02-05 23:11:31 +08:00
|
|
|
"successfully loaded\n");
|
2005-04-17 06:20:36 +08:00
|
|
|
return -EIO; /* modprob -r may help ? */
|
|
|
|
}
|
|
|
|
|
|
|
|
/* wait for daughter detection != 0 */
|
|
|
|
err = mixart_wait_nice_for_register_value( mgr, MIXART_PSEUDOREG_DBRD_PRESENCE_OFFSET, 0, 0, 30); /* 300msec */
|
|
|
|
if (err < 0) {
|
2014-02-26 00:51:46 +08:00
|
|
|
dev_err(&mgr->pci->dev, "error starting elf file\n");
|
2005-04-17 06:20:36 +08:00
|
|
|
return err;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* the board type can now be retrieved */
|
|
|
|
mgr->board_type = (DAUGHTER_TYPE_MASK & readl_be( MIXART_MEM( mgr, MIXART_PSEUDOREG_DBRD_TYPE_OFFSET)));
|
|
|
|
|
|
|
|
if (mgr->board_type == MIXART_DAUGHTER_TYPE_NONE)
|
|
|
|
break; /* no daughter board; the file does not have to be loaded, continue after the switch */
|
|
|
|
|
|
|
|
/* only if aesebu daughter board presence (elf code must run) */
|
|
|
|
if (mgr->board_type != MIXART_DAUGHTER_TYPE_AES )
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
/* daughter should be idle */
|
2009-02-05 23:11:31 +08:00
|
|
|
if (status_daught != 0) {
|
2014-02-26 00:51:46 +08:00
|
|
|
dev_err(&mgr->pci->dev,
|
|
|
|
"daughter load error ! status = %d\n",
|
2009-02-05 23:11:31 +08:00
|
|
|
status_daught);
|
2005-04-17 06:20:36 +08:00
|
|
|
return -EIO; /* modprob -r may help ? */
|
|
|
|
}
|
|
|
|
|
|
|
|
/* check daughterboard xilinx validity */
|
2008-08-08 23:12:14 +08:00
|
|
|
if (((u32*)(dsp->data))[0] == 0xffffffff)
|
|
|
|
return -EINVAL;
|
|
|
|
if (dsp->size % 4)
|
|
|
|
return -EINVAL;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
/* inform mixart about the size of the file */
|
|
|
|
writel_be( dsp->size, MIXART_MEM( mgr, MIXART_PSEUDOREG_DXLX_SIZE_OFFSET ));
|
|
|
|
|
|
|
|
/* set daughterboard status to 1 */
|
|
|
|
writel_be( 1, MIXART_MEM( mgr, MIXART_PSEUDOREG_DXLX_STATUS_OFFSET ));
|
|
|
|
|
|
|
|
/* wait for status == 2 */
|
|
|
|
err = mixart_wait_nice_for_register_value( mgr, MIXART_PSEUDOREG_DXLX_STATUS_OFFSET, 1, 2, 30); /* 300msec */
|
|
|
|
if (err < 0) {
|
2014-02-26 00:51:46 +08:00
|
|
|
dev_err(&mgr->pci->dev, "daughter board load error\n");
|
2005-04-17 06:20:36 +08:00
|
|
|
return err;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* get the address where to write the file */
|
|
|
|
val = readl_be( MIXART_MEM( mgr, MIXART_PSEUDOREG_DXLX_BASE_ADDR_OFFSET ));
|
2008-08-08 23:12:14 +08:00
|
|
|
if (!val)
|
|
|
|
return -EINVAL;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
/* copy daughterboard xilinx code */
|
|
|
|
memcpy_toio( MIXART_MEM( mgr, val), dsp->data, dsp->size);
|
|
|
|
|
|
|
|
/* set daughterboard status to 4 */
|
|
|
|
writel_be( 4, MIXART_MEM( mgr, MIXART_PSEUDOREG_DXLX_STATUS_OFFSET ));
|
|
|
|
|
|
|
|
/* continue with init */
|
|
|
|
break;
|
|
|
|
} /* end of switch file index*/
|
|
|
|
|
|
|
|
/* wait for daughter status == 3 */
|
|
|
|
err = mixart_wait_nice_for_register_value( mgr, MIXART_PSEUDOREG_DXLX_STATUS_OFFSET, 1, 3, 300); /* 3sec */
|
|
|
|
if (err < 0) {
|
2014-02-26 00:51:46 +08:00
|
|
|
dev_err(&mgr->pci->dev,
|
2009-02-05 23:11:31 +08:00
|
|
|
"daughter board could not be initialised\n");
|
2005-04-17 06:20:36 +08:00
|
|
|
return err;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* init mailbox (communication with embedded) */
|
|
|
|
snd_mixart_init_mailbox(mgr);
|
|
|
|
|
|
|
|
/* first communication with embedded */
|
|
|
|
err = mixart_first_init(mgr);
|
|
|
|
if (err < 0) {
|
2014-02-26 00:51:46 +08:00
|
|
|
dev_err(&mgr->pci->dev, "miXart could not be set up\n");
|
2005-04-17 06:20:36 +08:00
|
|
|
return err;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* create devices and mixer in accordance with HW options*/
|
|
|
|
for (card_index = 0; card_index < mgr->num_cards; card_index++) {
|
2005-11-17 22:01:08 +08:00
|
|
|
struct snd_mixart *chip = mgr->chip[card_index];
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
if ((err = snd_mixart_create_pcm(chip)) < 0)
|
|
|
|
return err;
|
|
|
|
|
|
|
|
if (card_index == 0) {
|
|
|
|
if ((err = snd_mixart_create_mixer(chip->mgr)) < 0)
|
|
|
|
return err;
|
|
|
|
}
|
|
|
|
|
|
|
|
if ((err = snd_card_register(chip->card)) < 0)
|
|
|
|
return err;
|
2012-09-28 17:24:57 +08:00
|
|
|
}
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2014-02-26 00:51:46 +08:00
|
|
|
dev_dbg(&mgr->pci->dev,
|
|
|
|
"miXart firmware downloaded and successfully set up\n");
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
|
2005-11-17 22:01:08 +08:00
|
|
|
int snd_mixart_setup_firmware(struct mixart_mgr *mgr)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
2020-01-05 22:47:39 +08:00
|
|
|
static const char * const fw_files[3] = {
|
2005-04-17 06:20:36 +08:00
|
|
|
"miXart8.xlx", "miXart8.elf", "miXart8AES.xlx"
|
|
|
|
};
|
|
|
|
char path[32];
|
|
|
|
|
|
|
|
const struct firmware *fw_entry;
|
|
|
|
int i, err;
|
|
|
|
|
|
|
|
for (i = 0; i < 3; i++) {
|
|
|
|
sprintf(path, "mixart/%s", fw_files[i]);
|
|
|
|
if (request_firmware(&fw_entry, path, &mgr->pci->dev)) {
|
2014-02-26 00:51:46 +08:00
|
|
|
dev_err(&mgr->pci->dev,
|
|
|
|
"miXart: can't load firmware %s\n", path);
|
2005-04-17 06:20:36 +08:00
|
|
|
return -ENOENT;
|
|
|
|
}
|
|
|
|
/* fake hwdep dsp record */
|
|
|
|
err = mixart_dsp_load(mgr, i, fw_entry);
|
|
|
|
release_firmware(fw_entry);
|
|
|
|
if (err < 0)
|
|
|
|
return err;
|
|
|
|
mgr->dsp_loaded |= 1 << i;
|
|
|
|
}
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2007-05-03 23:59:54 +08:00
|
|
|
MODULE_FIRMWARE("mixart/miXart8.xlx");
|
|
|
|
MODULE_FIRMWARE("mixart/miXart8.elf");
|
|
|
|
MODULE_FIRMWARE("mixart/miXart8AES.xlx");
|