2011-08-04 17:01:02 +08:00
|
|
|
/dts-v1/;
|
|
|
|
|
|
|
|
/include/ "skeleton.dtsi"
|
|
|
|
|
2014-01-17 09:25:03 +08:00
|
|
|
#include <dt-bindings/clock/qcom,gcc-msm8660.h>
|
|
|
|
|
2011-08-04 17:01:02 +08:00
|
|
|
/ {
|
|
|
|
model = "Qualcomm MSM8660 SURF";
|
|
|
|
compatible = "qcom,msm8660-surf", "qcom,msm8660";
|
|
|
|
interrupt-parent = <&intc>;
|
|
|
|
|
2012-09-06 03:28:54 +08:00
|
|
|
intc: interrupt-controller@2080000 {
|
2011-08-04 17:01:02 +08:00
|
|
|
compatible = "qcom,msm-8660-qgic";
|
|
|
|
interrupt-controller;
|
2012-04-24 06:34:20 +08:00
|
|
|
#interrupt-cells = <3>;
|
2011-08-04 17:01:02 +08:00
|
|
|
reg = < 0x02080000 0x1000 >,
|
|
|
|
< 0x02081000 0x1000 >;
|
|
|
|
};
|
|
|
|
|
2013-05-21 08:50:37 +08:00
|
|
|
timer@2000000 {
|
2013-03-15 11:31:38 +08:00
|
|
|
compatible = "qcom,scss-timer", "qcom,msm-timer";
|
|
|
|
interrupts = <1 0 0x301>,
|
|
|
|
<1 1 0x301>,
|
|
|
|
<1 2 0x301>;
|
|
|
|
reg = <0x02000000 0x100>;
|
|
|
|
clock-frequency = <27000000>,
|
|
|
|
<32768>;
|
2012-09-06 03:28:54 +08:00
|
|
|
cpu-offset = <0x40000>;
|
|
|
|
};
|
|
|
|
|
2013-06-11 06:50:21 +08:00
|
|
|
msmgpio: gpio@800000 {
|
|
|
|
compatible = "qcom,msm-gpio";
|
2013-12-11 07:14:43 +08:00
|
|
|
reg = <0x00800000 0x4000>;
|
2013-06-11 06:50:21 +08:00
|
|
|
gpio-controller;
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
ngpio = <173>;
|
2013-12-11 07:14:43 +08:00
|
|
|
interrupts = <0 16 0x4>;
|
2013-06-11 06:50:21 +08:00
|
|
|
interrupt-controller;
|
|
|
|
#interrupt-cells = <2>;
|
|
|
|
};
|
|
|
|
|
2014-01-17 09:25:03 +08:00
|
|
|
gcc: clock-controller@900000 {
|
|
|
|
compatible = "qcom,gcc-msm8660";
|
|
|
|
#clock-cells = <1>;
|
|
|
|
#reset-cells = <1>;
|
|
|
|
reg = <0x900000 0x4000>;
|
|
|
|
};
|
|
|
|
|
2013-05-21 08:50:37 +08:00
|
|
|
serial@19c40000 {
|
2013-08-29 04:32:41 +08:00
|
|
|
compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm";
|
2011-08-04 17:01:02 +08:00
|
|
|
reg = <0x19c40000 0x1000>,
|
|
|
|
<0x19c00000 0x1000>;
|
2012-04-24 06:34:20 +08:00
|
|
|
interrupts = <0 195 0x0>;
|
2014-01-17 09:25:03 +08:00
|
|
|
clocks = <&gcc GSBI12_UART_CLK>, <&gcc GSBI12_H_CLK>;
|
|
|
|
clock-names = "core", "iface";
|
2011-08-04 17:01:02 +08:00
|
|
|
};
|
2013-03-13 02:41:50 +08:00
|
|
|
|
|
|
|
qcom,ssbi@500000 {
|
|
|
|
compatible = "qcom,ssbi";
|
|
|
|
reg = <0x500000 0x1000>;
|
|
|
|
qcom,controller-type = "pmic-arbiter";
|
|
|
|
};
|
2011-08-04 17:01:02 +08:00
|
|
|
};
|