2017-05-09 17:20:21 +08:00
|
|
|
/*
|
|
|
|
* Copyright © 2017 Intel Corporation
|
|
|
|
*
|
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
|
|
* to deal in the Software without restriction, including without limitation
|
|
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice (including the next
|
|
|
|
* paragraph) shall be included in all copies or substantial portions of the
|
|
|
|
* Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
|
|
|
|
* IN THE SOFTWARE.
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __INTEL_UNCORE_H__
|
|
|
|
#define __INTEL_UNCORE_H__
|
|
|
|
|
2017-10-04 23:33:22 +08:00
|
|
|
#include <linux/spinlock.h>
|
|
|
|
#include <linux/notifier.h>
|
|
|
|
#include <linux/hrtimer.h>
|
|
|
|
|
|
|
|
#include "i915_reg.h"
|
|
|
|
|
2017-05-09 17:20:21 +08:00
|
|
|
struct drm_i915_private;
|
|
|
|
|
|
|
|
enum forcewake_domain_id {
|
|
|
|
FW_DOMAIN_ID_RENDER = 0,
|
|
|
|
FW_DOMAIN_ID_BLITTER,
|
|
|
|
FW_DOMAIN_ID_MEDIA,
|
2018-03-03 00:15:01 +08:00
|
|
|
FW_DOMAIN_ID_MEDIA_VDBOX0,
|
|
|
|
FW_DOMAIN_ID_MEDIA_VDBOX1,
|
|
|
|
FW_DOMAIN_ID_MEDIA_VDBOX2,
|
|
|
|
FW_DOMAIN_ID_MEDIA_VDBOX3,
|
|
|
|
FW_DOMAIN_ID_MEDIA_VEBOX0,
|
|
|
|
FW_DOMAIN_ID_MEDIA_VEBOX1,
|
2017-05-09 17:20:21 +08:00
|
|
|
|
|
|
|
FW_DOMAIN_ID_COUNT
|
|
|
|
};
|
|
|
|
|
|
|
|
enum forcewake_domains {
|
2018-03-03 00:15:01 +08:00
|
|
|
FORCEWAKE_RENDER = BIT(FW_DOMAIN_ID_RENDER),
|
|
|
|
FORCEWAKE_BLITTER = BIT(FW_DOMAIN_ID_BLITTER),
|
|
|
|
FORCEWAKE_MEDIA = BIT(FW_DOMAIN_ID_MEDIA),
|
|
|
|
FORCEWAKE_MEDIA_VDBOX0 = BIT(FW_DOMAIN_ID_MEDIA_VDBOX0),
|
|
|
|
FORCEWAKE_MEDIA_VDBOX1 = BIT(FW_DOMAIN_ID_MEDIA_VDBOX1),
|
|
|
|
FORCEWAKE_MEDIA_VDBOX2 = BIT(FW_DOMAIN_ID_MEDIA_VDBOX2),
|
|
|
|
FORCEWAKE_MEDIA_VDBOX3 = BIT(FW_DOMAIN_ID_MEDIA_VDBOX3),
|
|
|
|
FORCEWAKE_MEDIA_VEBOX0 = BIT(FW_DOMAIN_ID_MEDIA_VEBOX0),
|
|
|
|
FORCEWAKE_MEDIA_VEBOX1 = BIT(FW_DOMAIN_ID_MEDIA_VEBOX1),
|
|
|
|
|
|
|
|
FORCEWAKE_ALL = BIT(FW_DOMAIN_ID_COUNT) - 1
|
2017-05-09 17:20:21 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
struct intel_uncore_funcs {
|
|
|
|
void (*force_wake_get)(struct drm_i915_private *dev_priv,
|
|
|
|
enum forcewake_domains domains);
|
|
|
|
void (*force_wake_put)(struct drm_i915_private *dev_priv,
|
|
|
|
enum forcewake_domains domains);
|
|
|
|
|
2018-06-12 17:19:31 +08:00
|
|
|
u8 (*mmio_readb)(struct drm_i915_private *dev_priv,
|
|
|
|
i915_reg_t r, bool trace);
|
|
|
|
u16 (*mmio_readw)(struct drm_i915_private *dev_priv,
|
|
|
|
i915_reg_t r, bool trace);
|
|
|
|
u32 (*mmio_readl)(struct drm_i915_private *dev_priv,
|
|
|
|
i915_reg_t r, bool trace);
|
|
|
|
u64 (*mmio_readq)(struct drm_i915_private *dev_priv,
|
|
|
|
i915_reg_t r, bool trace);
|
2017-05-09 17:20:21 +08:00
|
|
|
|
|
|
|
void (*mmio_writeb)(struct drm_i915_private *dev_priv,
|
2018-06-12 17:19:31 +08:00
|
|
|
i915_reg_t r, u8 val, bool trace);
|
2017-05-09 17:20:21 +08:00
|
|
|
void (*mmio_writew)(struct drm_i915_private *dev_priv,
|
2018-06-12 17:19:31 +08:00
|
|
|
i915_reg_t r, u16 val, bool trace);
|
2017-05-09 17:20:21 +08:00
|
|
|
void (*mmio_writel)(struct drm_i915_private *dev_priv,
|
2018-06-12 17:19:31 +08:00
|
|
|
i915_reg_t r, u32 val, bool trace);
|
2017-05-09 17:20:21 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
struct intel_forcewake_range {
|
|
|
|
u32 start;
|
|
|
|
u32 end;
|
|
|
|
|
|
|
|
enum forcewake_domains domains;
|
|
|
|
};
|
|
|
|
|
|
|
|
struct intel_uncore {
|
|
|
|
spinlock_t lock; /** lock is also taken in irq contexts. */
|
|
|
|
|
|
|
|
const struct intel_forcewake_range *fw_domains_table;
|
|
|
|
unsigned int fw_domains_table_entries;
|
|
|
|
|
|
|
|
struct notifier_block pmic_bus_access_nb;
|
|
|
|
struct intel_uncore_funcs funcs;
|
|
|
|
|
|
|
|
unsigned int fifo_count;
|
|
|
|
|
|
|
|
enum forcewake_domains fw_domains;
|
|
|
|
enum forcewake_domains fw_domains_active;
|
2018-08-09 05:08:42 +08:00
|
|
|
enum forcewake_domains fw_domains_saved; /* user domains saved for S3 */
|
2017-05-09 17:20:21 +08:00
|
|
|
|
|
|
|
u32 fw_set;
|
|
|
|
u32 fw_clear;
|
|
|
|
u32 fw_reset;
|
|
|
|
|
|
|
|
struct intel_uncore_forcewake_domain {
|
|
|
|
enum forcewake_domain_id id;
|
|
|
|
enum forcewake_domains mask;
|
|
|
|
unsigned int wake_count;
|
2017-05-26 21:22:09 +08:00
|
|
|
bool active;
|
2017-05-09 17:20:21 +08:00
|
|
|
struct hrtimer timer;
|
|
|
|
i915_reg_t reg_set;
|
|
|
|
i915_reg_t reg_ack;
|
|
|
|
} fw_domain[FW_DOMAIN_ID_COUNT];
|
|
|
|
|
2017-09-07 21:44:41 +08:00
|
|
|
struct {
|
|
|
|
unsigned int count;
|
|
|
|
|
|
|
|
int saved_mmio_check;
|
|
|
|
int saved_mmio_debug;
|
|
|
|
} user_forcewake;
|
|
|
|
|
2017-05-09 17:20:21 +08:00
|
|
|
int unclaimed_mmio_check;
|
|
|
|
};
|
|
|
|
|
|
|
|
/* Iterate over initialised fw domains */
|
|
|
|
#define for_each_fw_domain_masked(domain__, mask__, dev_priv__, tmp__) \
|
|
|
|
for (tmp__ = (mask__); \
|
|
|
|
tmp__ ? (domain__ = &(dev_priv__)->uncore.fw_domain[__mask_next_bit(tmp__)]), 1 : 0;)
|
|
|
|
|
|
|
|
#define for_each_fw_domain(domain__, dev_priv__, tmp__) \
|
|
|
|
for_each_fw_domain_masked(domain__, (dev_priv__)->uncore.fw_domains, dev_priv__, tmp__)
|
|
|
|
|
|
|
|
|
|
|
|
void intel_uncore_sanitize(struct drm_i915_private *dev_priv);
|
|
|
|
void intel_uncore_init(struct drm_i915_private *dev_priv);
|
drm/i915/icl: Check for fused-off VDBOX and VEBOX instances
In Gen11, the Video Decode engines (aka VDBOX, aka VCS, aka BSD) and the
Video Enhancement engines (aka VEBOX, aka VECS) could be fused off. Also,
each VDBOX and VEBOX has its own power well, which only exist if the
related engine exists in the HW.
Unfortunately, we have a Catch-22 situation going on: we need the blitter
forcewake to read the register with the fuse info, but we cannot initialize
the forcewake domains without knowin about the engines present in the HW.
We workaround this problem by allowing the initialization of all forcewake
domains and then pruning the fused off ones, as per the fuse information.
Bspec: 20680
v2: We were shifting incorrectly for vebox disable (Vinay)
v3: Assert mmio is ready and warn if we have attempted to initialize
forcewake for fused-off engines (Paulo)
v4:
- Use INTEL_GEN in new code (Tvrtko)
- Shorter local variable (Tvrtko, Michal)
- Keep "if (!...) continue" style (Tvrtko)
- No unnecessary BUG_ON (Tvrtko)
- WARN_ON and cleanup if wrong mask (Tvrtko, Michal)
- Use I915_READ_FW (Michal)
- Use I915_MAX_VCS/VECS macros (Michal)
v5: Rebased by Rodrigo fixing conflicts on top of:
"drm/i915: Simplify intel_engines_init"
v6: Fix v5. Remove info->num_rings. (by Oscar)
v7: Rebase (Rodrigo).
v8:
- s/intel_device_info_fused_off_engines/
intel_device_info_init_mmio (Chris)
- Make vdbox_disable & vebox_disable local variables (Chris)
v9:
- Move function declaration to intel_device_info.h (Michal)
- Missing indent in bit fields definitions (Michal)
- When RC6 is enabled by BIOS, the fuse register cannot be read until
the blitter powerwell is awake. Shuffle where the fuse is read, prune
the forcewake domains after the fact and change the commit message
accordingly (Vinay, Sagar, Chris).
v10:
- Improved commit message (Sagar)
- New line in header file (Sagar)
- Specify the message in fw_domain_reset applies to ICL+ (Sagar)
Cc: Paulo Zanoni <paulo.r.zanoni@intel.com>
Cc: Vinay Belgaumkar <vinay.belgaumkar@intel.com>
Cc: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
Cc: Michal Wajdeczko <michal.wajdeczko@intel.com>
Cc: Chris Wilson <chris@chris-wilson.co.uk>
Cc: Daniele Ceraolo Spurio <daniele.ceraolospurio@intel.com>
Cc: Sagar Arun Kamble <sagar.a.kamble@intel.com>
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
Signed-off-by: Oscar Mateo <oscar.mateo@intel.com>
Reviewed-by: Sagar Arun Kamble <sagar.a.kamble@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20180316121456.11577-1-mika.kuoppala@linux.intel.com
[Mika: soothe checkpatch on commit msg]
Signed-off-by: Mika Kuoppala <mika.kuoppala@linux.intel.com>
2018-03-16 20:14:49 +08:00
|
|
|
void intel_uncore_prune(struct drm_i915_private *dev_priv);
|
2017-05-09 17:20:21 +08:00
|
|
|
bool intel_uncore_unclaimed_mmio(struct drm_i915_private *dev_priv);
|
|
|
|
bool intel_uncore_arm_unclaimed_mmio_detection(struct drm_i915_private *dev_priv);
|
|
|
|
void intel_uncore_fini(struct drm_i915_private *dev_priv);
|
|
|
|
void intel_uncore_suspend(struct drm_i915_private *dev_priv);
|
|
|
|
void intel_uncore_resume_early(struct drm_i915_private *dev_priv);
|
2017-11-14 21:55:17 +08:00
|
|
|
void intel_uncore_runtime_resume(struct drm_i915_private *dev_priv);
|
2017-05-09 17:20:21 +08:00
|
|
|
|
|
|
|
u64 intel_uncore_edram_size(struct drm_i915_private *dev_priv);
|
|
|
|
void assert_forcewakes_inactive(struct drm_i915_private *dev_priv);
|
2017-10-09 19:03:01 +08:00
|
|
|
void assert_forcewakes_active(struct drm_i915_private *dev_priv,
|
|
|
|
enum forcewake_domains fw_domains);
|
2017-05-09 17:20:21 +08:00
|
|
|
const char *intel_uncore_forcewake_domain_to_str(const enum forcewake_domain_id id);
|
|
|
|
|
|
|
|
enum forcewake_domains
|
|
|
|
intel_uncore_forcewake_for_reg(struct drm_i915_private *dev_priv,
|
|
|
|
i915_reg_t reg, unsigned int op);
|
|
|
|
#define FW_REG_READ (1)
|
|
|
|
#define FW_REG_WRITE (2)
|
|
|
|
|
|
|
|
void intel_uncore_forcewake_get(struct drm_i915_private *dev_priv,
|
|
|
|
enum forcewake_domains domains);
|
|
|
|
void intel_uncore_forcewake_put(struct drm_i915_private *dev_priv,
|
|
|
|
enum forcewake_domains domains);
|
|
|
|
/* Like above but the caller must manage the uncore.lock itself.
|
|
|
|
* Must be used with I915_READ_FW and friends.
|
|
|
|
*/
|
|
|
|
void intel_uncore_forcewake_get__locked(struct drm_i915_private *dev_priv,
|
|
|
|
enum forcewake_domains domains);
|
|
|
|
void intel_uncore_forcewake_put__locked(struct drm_i915_private *dev_priv,
|
|
|
|
enum forcewake_domains domains);
|
|
|
|
|
2017-09-07 21:44:41 +08:00
|
|
|
void intel_uncore_forcewake_user_get(struct drm_i915_private *dev_priv);
|
|
|
|
void intel_uncore_forcewake_user_put(struct drm_i915_private *dev_priv);
|
|
|
|
|
2018-01-09 03:55:36 +08:00
|
|
|
int __intel_wait_for_register(struct drm_i915_private *dev_priv,
|
|
|
|
i915_reg_t reg,
|
|
|
|
u32 mask,
|
|
|
|
u32 value,
|
|
|
|
unsigned int fast_timeout_us,
|
|
|
|
unsigned int slow_timeout_ms,
|
|
|
|
u32 *out_value);
|
|
|
|
static inline
|
2017-05-09 17:20:21 +08:00
|
|
|
int intel_wait_for_register(struct drm_i915_private *dev_priv,
|
|
|
|
i915_reg_t reg,
|
|
|
|
u32 mask,
|
|
|
|
u32 value,
|
2018-01-09 03:55:36 +08:00
|
|
|
unsigned int timeout_ms)
|
|
|
|
{
|
|
|
|
return __intel_wait_for_register(dev_priv, reg, mask, value, 2,
|
|
|
|
timeout_ms, NULL);
|
|
|
|
}
|
2017-05-09 17:20:21 +08:00
|
|
|
int __intel_wait_for_register_fw(struct drm_i915_private *dev_priv,
|
|
|
|
i915_reg_t reg,
|
|
|
|
u32 mask,
|
|
|
|
u32 value,
|
|
|
|
unsigned int fast_timeout_us,
|
|
|
|
unsigned int slow_timeout_ms,
|
|
|
|
u32 *out_value);
|
|
|
|
static inline
|
|
|
|
int intel_wait_for_register_fw(struct drm_i915_private *dev_priv,
|
|
|
|
i915_reg_t reg,
|
|
|
|
u32 mask,
|
|
|
|
u32 value,
|
|
|
|
unsigned int timeout_ms)
|
|
|
|
{
|
|
|
|
return __intel_wait_for_register_fw(dev_priv, reg, mask, value,
|
|
|
|
2, timeout_ms, NULL);
|
|
|
|
}
|
|
|
|
|
2018-02-19 18:09:26 +08:00
|
|
|
#define raw_reg_read(base, reg) \
|
|
|
|
readl(base + i915_mmio_reg_offset(reg))
|
|
|
|
#define raw_reg_write(base, reg, value) \
|
|
|
|
writel(value, base + i915_mmio_reg_offset(reg))
|
|
|
|
|
2017-05-09 17:20:21 +08:00
|
|
|
#endif /* !__INTEL_UNCORE_H__ */
|