2014-07-18 17:36:46 +08:00
|
|
|
Mediatek MT6577, MT6572 and MT6589 Timers
|
|
|
|
---------------------------------------
|
|
|
|
|
|
|
|
Required properties:
|
2015-07-14 14:07:08 +08:00
|
|
|
- compatible should contain:
|
2015-10-20 14:34:30 +08:00
|
|
|
* "mediatek,mt2701-timer" for MT2701 compatible timers
|
2015-07-14 14:07:08 +08:00
|
|
|
* "mediatek,mt6580-timer" for MT6580 compatible timers
|
2015-10-02 23:05:17 +08:00
|
|
|
* "mediatek,mt6589-timer" for MT6589 compatible timers
|
2016-01-06 00:24:26 +08:00
|
|
|
* "mediatek,mt7623-timer" for MT7623 compatible timers
|
2015-10-02 23:05:17 +08:00
|
|
|
* "mediatek,mt8127-timer" for MT8127 compatible timers
|
|
|
|
* "mediatek,mt8135-timer" for MT8135 compatible timers
|
|
|
|
* "mediatek,mt8173-timer" for MT8173 compatible timers
|
|
|
|
* "mediatek,mt6577-timer" for MT6577 and all above compatible timers
|
2014-07-18 17:36:46 +08:00
|
|
|
- reg: Should contain location and length for timers register.
|
|
|
|
- clocks: Clocks driving the timer hardware. This list should include two
|
|
|
|
clocks. The order is system clock and as second clock the RTC clock.
|
|
|
|
|
|
|
|
Examples:
|
|
|
|
|
|
|
|
timer@10008000 {
|
|
|
|
compatible = "mediatek,mt6577-timer";
|
|
|
|
reg = <0x10008000 0x80>;
|
|
|
|
interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_LOW>;
|
|
|
|
clocks = <&system_clk>, <&rtc_clk>;
|
|
|
|
};
|