2009-10-15 23:33:24 +08:00
|
|
|
/*
|
|
|
|
|
* Manroland mucmc52 board Device Tree Source
|
|
|
|
|
*
|
|
|
|
|
* Copyright (C) 2009 DENX Software Engineering GmbH
|
|
|
|
|
* Heiko Schocher <hs@denx.de>
|
|
|
|
|
* Copyright 2006-2007 Secret Lab Technologies Ltd.
|
|
|
|
|
*
|
|
|
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
|
|
|
* under the terms of the GNU General Public License as published by the
|
|
|
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
|
|
|
|
* option) any later version.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
/dts-v1/;
|
|
|
|
|
|
|
|
|
|
/ {
|
|
|
|
|
model = "manroland,mucmc52";
|
|
|
|
|
compatible = "manroland,mucmc52";
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
interrupt-parent = <&mpc5200_pic>;
|
|
|
|
|
|
|
|
|
|
cpus {
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
|
|
|
|
|
PowerPC,5200@0 {
|
|
|
|
|
device_type = "cpu";
|
|
|
|
|
reg = <0>;
|
|
|
|
|
d-cache-line-size = <32>;
|
|
|
|
|
i-cache-line-size = <32>;
|
|
|
|
|
d-cache-size = <0x4000>; // L1, 16K
|
|
|
|
|
i-cache-size = <0x4000>; // L1, 16K
|
|
|
|
|
timebase-frequency = <0>; // from bootloader
|
|
|
|
|
bus-frequency = <0>; // from bootloader
|
|
|
|
|
clock-frequency = <0>; // from bootloader
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
memory {
|
|
|
|
|
device_type = "memory";
|
|
|
|
|
reg = <0x00000000 0x04000000>; // 64MB
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
soc5200@f0000000 {
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
compatible = "fsl,mpc5200b-immr";
|
|
|
|
|
ranges = <0 0xf0000000 0x0000c000>;
|
|
|
|
|
reg = <0xf0000000 0x00000100>;
|
|
|
|
|
bus-frequency = <0>; // from bootloader
|
|
|
|
|
system-frequency = <0>; // from bootloader
|
|
|
|
|
|
|
|
|
|
cdm@200 {
|
|
|
|
|
compatible = "fsl,mpc5200b-cdm","fsl,mpc5200-cdm";
|
|
|
|
|
reg = <0x200 0x38>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
mpc5200_pic: interrupt-controller@500 {
|
|
|
|
|
// 5200 interrupts are encoded into two levels;
|
|
|
|
|
interrupt-controller;
|
|
|
|
|
#interrupt-cells = <3>;
|
|
|
|
|
compatible = "fsl,mpc5200b-pic","fsl,mpc5200-pic";
|
|
|
|
|
reg = <0x500 0x80>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpt0: timer@600 { // GPT 0 in GPIO mode
|
|
|
|
|
compatible = "fsl,mpc5200b-gpt","fsl,mpc5200-gpt";
|
|
|
|
|
reg = <0x600 0x10>;
|
|
|
|
|
interrupts = <1 9 0>;
|
|
|
|
|
gpio-controller;
|
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpt1: timer@610 { // General Purpose Timer in GPIO mode
|
|
|
|
|
compatible = "fsl,mpc5200b-gpt","fsl,mpc5200-gpt";
|
|
|
|
|
reg = <0x610 0x10>;
|
|
|
|
|
interrupts = <1 10 0>;
|
|
|
|
|
gpio-controller;
|
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpt2: timer@620 { // General Purpose Timer in GPIO mode
|
|
|
|
|
compatible = "fsl,mpc5200b-gpt","fsl,mpc5200-gpt";
|
|
|
|
|
reg = <0x620 0x10>;
|
|
|
|
|
interrupts = <1 11 0>;
|
|
|
|
|
gpio-controller;
|
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpt3: timer@630 { // General Purpose Timer in GPIO mode
|
|
|
|
|
compatible = "fsl,mpc5200b-gpt","fsl,mpc5200-gpt";
|
|
|
|
|
reg = <0x630 0x10>;
|
|
|
|
|
interrupts = <1 12 0>;
|
|
|
|
|
gpio-controller;
|
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpio_simple: gpio@b00 {
|
|
|
|
|
compatible = "fsl,mpc5200b-gpio","fsl,mpc5200-gpio";
|
|
|
|
|
reg = <0xb00 0x40>;
|
|
|
|
|
interrupts = <1 7 0>;
|
|
|
|
|
gpio-controller;
|
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpio_wkup: gpio@c00 {
|
|
|
|
|
compatible = "fsl,mpc5200b-gpio-wkup","fsl,mpc5200-gpio-wkup";
|
|
|
|
|
reg = <0xc00 0x40>;
|
|
|
|
|
interrupts = <1 8 0 0 3 0>;
|
|
|
|
|
gpio-controller;
|
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
dma-controller@1200 {
|
|
|
|
|
compatible = "fsl,mpc5200b-bestcomm","fsl,mpc5200-bestcomm";
|
|
|
|
|
reg = <0x1200 0x80>;
|
|
|
|
|
interrupts = <3 0 0 3 1 0 3 2 0 3 3 0
|
|
|
|
|
3 4 0 3 5 0 3 6 0 3 7 0
|
|
|
|
|
3 8 0 3 9 0 3 10 0 3 11 0
|
|
|
|
|
3 12 0 3 13 0 3 14 0 3 15 0>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
xlb@1f00 {
|
|
|
|
|
compatible = "fsl,mpc5200b-xlb","fsl,mpc5200-xlb";
|
|
|
|
|
reg = <0x1f00 0x100>;
|
|
|
|
|
};
|
|
|
|
|
|
2010-11-18 07:28:30 +08:00
|
|
|
psc@2000 { /* PSC1 in UART mode */
|
2009-10-15 23:33:24 +08:00
|
|
|
compatible = "fsl,mpc5200b-psc-uart","fsl,mpc5200-psc-uart";
|
|
|
|
|
reg = <0x2000 0x100>;
|
|
|
|
|
interrupts = <2 1 0>;
|
|
|
|
|
};
|
|
|
|
|
|
2010-11-18 07:28:30 +08:00
|
|
|
psc@2200 { /* PSC2 in UART mode */
|
2009-10-15 23:33:24 +08:00
|
|
|
compatible = "fsl,mpc5200b-psc-uart","fsl,mpc5200-psc-uart";
|
|
|
|
|
reg = <0x2200 0x100>;
|
|
|
|
|
interrupts = <2 2 0>;
|
|
|
|
|
};
|
|
|
|
|
|
2010-11-18 07:28:30 +08:00
|
|
|
psc@2c00 { /* PSC6 in UART mode */
|
2009-10-15 23:33:24 +08:00
|
|
|
compatible = "fsl,mpc5200b-psc-uart","fsl,mpc5200-psc-uart";
|
|
|
|
|
reg = <0x2c00 0x100>;
|
|
|
|
|
interrupts = <2 4 0>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
ethernet@3000 {
|
|
|
|
|
compatible = "fsl,mpc5200b-fec","fsl,mpc5200-fec";
|
|
|
|
|
reg = <0x3000 0x400>;
|
|
|
|
|
local-mac-address = [ 00 00 00 00 00 00 ];
|
|
|
|
|
interrupts = <2 5 0>;
|
|
|
|
|
phy-handle = <&phy0>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
mdio@3000 {
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
compatible = "fsl,mpc5200b-mdio","fsl,mpc5200-mdio";
|
|
|
|
|
reg = <0x3000 0x400>; // fec range, since we need to setup fec interrupts
|
|
|
|
|
interrupts = <2 5 0>; // these are for "mii command finished", not link changes & co.
|
|
|
|
|
|
|
|
|
|
phy0: ethernet-phy@0 {
|
|
|
|
|
compatible = "intel,lxt971";
|
|
|
|
|
reg = <0>;
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
ata@3a00 {
|
|
|
|
|
compatible = "fsl,mpc5200b-ata","fsl,mpc5200-ata";
|
|
|
|
|
reg = <0x3a00 0x100>;
|
|
|
|
|
interrupts = <2 7 0>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
i2c@3d40 {
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
compatible = "fsl,mpc5200b-i2c","fsl,mpc5200-i2c","fsl-i2c";
|
|
|
|
|
reg = <0x3d40 0x40>;
|
|
|
|
|
interrupts = <2 16 0>;
|
|
|
|
|
hwmon@2c {
|
|
|
|
|
compatible = "ad,adm9240";
|
|
|
|
|
reg = <0x2c>;
|
|
|
|
|
};
|
|
|
|
|
rtc@51 {
|
|
|
|
|
compatible = "nxp,pcf8563";
|
|
|
|
|
reg = <0x51>;
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
sram@8000 {
|
|
|
|
|
compatible = "fsl,mpc5200b-sram","fsl,mpc5200-sram";
|
|
|
|
|
reg = <0x8000 0x4000>;
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
pci@f0000d00 {
|
|
|
|
|
#interrupt-cells = <1>;
|
|
|
|
|
#size-cells = <2>;
|
|
|
|
|
#address-cells = <3>;
|
|
|
|
|
device_type = "pci";
|
|
|
|
|
compatible = "fsl,mpc5200b-pci","fsl,mpc5200-pci";
|
|
|
|
|
reg = <0xf0000d00 0x100>;
|
|
|
|
|
interrupt-map-mask = <0xf800 0 0 7>;
|
|
|
|
|
interrupt-map = <
|
|
|
|
|
/* IDSEL 0x10 */
|
|
|
|
|
0x8000 0 0 1 &mpc5200_pic 0 3 3
|
|
|
|
|
0x8000 0 0 2 &mpc5200_pic 0 3 3
|
|
|
|
|
0x8000 0 0 3 &mpc5200_pic 0 2 3
|
|
|
|
|
0x8000 0 0 4 &mpc5200_pic 0 1 3
|
|
|
|
|
>;
|
|
|
|
|
clock-frequency = <0>; // From boot loader
|
|
|
|
|
interrupts = <2 8 0 2 9 0 2 10 0>;
|
|
|
|
|
bus-range = <0 0>;
|
|
|
|
|
ranges = <0x42000000 0 0x60000000 0x60000000 0 0x10000000
|
|
|
|
|
0x02000000 0 0x90000000 0x90000000 0 0x10000000
|
|
|
|
|
0x01000000 0 0x00000000 0xa0000000 0 0x01000000>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
localbus {
|
|
|
|
|
compatible = "fsl,mpc5200b-lpb","fsl,mpc5200-lpb","simple-bus";
|
|
|
|
|
|
|
|
|
|
#address-cells = <2>;
|
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
|
|
|
|
|
ranges = <0 0 0xff800000 0x00800000
|
|
|
|
|
1 0 0x80000000 0x00800000
|
|
|
|
|
3 0 0x80000000 0x00800000>;
|
|
|
|
|
|
|
|
|
|
flash@0,0 {
|
|
|
|
|
compatible = "cfi-flash";
|
|
|
|
|
reg = <0 0 0x00800000>;
|
|
|
|
|
bank-width = <4>;
|
|
|
|
|
device-width = <2>;
|
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
partition@0 {
|
|
|
|
|
label = "DTS";
|
|
|
|
|
reg = <0x0 0x00100000>;
|
|
|
|
|
};
|
|
|
|
|
partition@100000 {
|
|
|
|
|
label = "Kernel";
|
|
|
|
|
reg = <0x100000 0x00200000>;
|
|
|
|
|
};
|
|
|
|
|
partition@300000 {
|
|
|
|
|
label = "RootFS";
|
|
|
|
|
reg = <0x00300000 0x00200000>;
|
|
|
|
|
};
|
|
|
|
|
partition@500000 {
|
|
|
|
|
label = "user";
|
|
|
|
|
reg = <0x00500000 0x00200000>;
|
|
|
|
|
};
|
|
|
|
|
partition@700000 {
|
|
|
|
|
label = "U-Boot";
|
|
|
|
|
reg = <0x00700000 0x00040000>;
|
|
|
|
|
};
|
|
|
|
|
partition@740000 {
|
|
|
|
|
label = "Env";
|
|
|
|
|
reg = <0x00740000 0x00020000>;
|
|
|
|
|
};
|
|
|
|
|
partition@760000 {
|
|
|
|
|
label = "red. Env";
|
|
|
|
|
reg = <0x00760000 0x00020000>;
|
|
|
|
|
};
|
|
|
|
|
partition@780000 {
|
|
|
|
|
label = "reserve";
|
|
|
|
|
reg = <0x00780000 0x00080000>;
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
simple100: gpio-controller-100@3,600100 {
|
|
|
|
|
compatible = "manroland,mucmc52-aux-gpio";
|
|
|
|
|
reg = <3 0x00600100 0x1>;
|
|
|
|
|
gpio-controller;
|
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
|
};
|
|
|
|
|
simple104: gpio-controller-104@3,600104 {
|
|
|
|
|
compatible = "manroland,mucmc52-aux-gpio";
|
|
|
|
|
reg = <3 0x00600104 0x1>;
|
|
|
|
|
gpio-controller;
|
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
|
};
|
|
|
|
|
simple200: gpio-controller-200@3,600200 {
|
|
|
|
|
compatible = "manroland,mucmc52-aux-gpio";
|
|
|
|
|
reg = <3 0x00600200 0x1>;
|
|
|
|
|
gpio-controller;
|
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
|
};
|
|
|
|
|
simple201: gpio-controller-201@3,600201 {
|
|
|
|
|
compatible = "manroland,mucmc52-aux-gpio";
|
|
|
|
|
reg = <3 0x00600201 0x1>;
|
|
|
|
|
gpio-controller;
|
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
|
};
|
|
|
|
|
simple202: gpio-controller-202@3,600202 {
|
|
|
|
|
compatible = "manroland,mucmc52-aux-gpio";
|
|
|
|
|
reg = <3 0x00600202 0x1>;
|
|
|
|
|
gpio-controller;
|
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
|
};
|
|
|
|
|
simple203: gpio-controller-203@3,600203 {
|
|
|
|
|
compatible = "manroland,mucmc52-aux-gpio";
|
|
|
|
|
reg = <3 0x00600203 0x1>;
|
|
|
|
|
gpio-controller;
|
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
|
};
|
|
|
|
|
simple204: gpio-controller-204@3,600204 {
|
|
|
|
|
compatible = "manroland,mucmc52-aux-gpio";
|
|
|
|
|
reg = <3 0x00600204 0x1>;
|
|
|
|
|
gpio-controller;
|
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
|
};
|
|
|
|
|
simple206: gpio-controller-206@3,600206 {
|
|
|
|
|
compatible = "manroland,mucmc52-aux-gpio";
|
|
|
|
|
reg = <3 0x00600206 0x1>;
|
|
|
|
|
gpio-controller;
|
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
|
};
|
|
|
|
|
simple207: gpio-controller-207@3,600207 {
|
|
|
|
|
compatible = "manroland,mucmc52-aux-gpio";
|
|
|
|
|
reg = <3 0x00600207 0x1>;
|
|
|
|
|
gpio-controller;
|
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
|
};
|
|
|
|
|
simple20f: gpio-controller-20f@3,60020f {
|
|
|
|
|
compatible = "manroland,mucmc52-aux-gpio";
|
|
|
|
|
reg = <3 0x0060020f 0x1>;
|
|
|
|
|
gpio-controller;
|
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
};
|
|
|
|
|
};
|
