2009-12-12 14:31:47 +08:00
|
|
|
/*
|
|
|
|
* arch/powerpc/platforms/embedded6xx/hlwd-pic.c
|
|
|
|
*
|
|
|
|
* Nintendo Wii "Hollywood" interrupt controller support.
|
|
|
|
* Copyright (C) 2009 The GameCube Linux Team
|
|
|
|
* Copyright (C) 2009 Albert Herranz
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU General Public License
|
|
|
|
* as published by the Free Software Foundation; either version 2
|
|
|
|
* of the License, or (at your option) any later version.
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
#define DRV_MODULE_NAME "hlwd-pic"
|
|
|
|
#define pr_fmt(fmt) DRV_MODULE_NAME ": " fmt
|
|
|
|
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/irq.h>
|
|
|
|
#include <linux/of.h>
|
|
|
|
#include <asm/io.h>
|
|
|
|
|
|
|
|
#include "hlwd-pic.h"
|
|
|
|
|
|
|
|
#define HLWD_NR_IRQS 32
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Each interrupt has a corresponding bit in both
|
|
|
|
* the Interrupt Cause (ICR) and Interrupt Mask (IMR) registers.
|
|
|
|
*
|
|
|
|
* Enabling/disabling an interrupt line involves asserting/clearing
|
|
|
|
* the corresponding bit in IMR. ACK'ing a request simply involves
|
|
|
|
* asserting the corresponding bit in ICR.
|
|
|
|
*/
|
|
|
|
#define HW_BROADWAY_ICR 0x00
|
|
|
|
#define HW_BROADWAY_IMR 0x04
|
|
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
* IRQ chip hooks.
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
|
2011-03-09 06:26:53 +08:00
|
|
|
static void hlwd_pic_mask_and_ack(struct irq_data *d)
|
2009-12-12 14:31:47 +08:00
|
|
|
{
|
2011-05-04 13:02:15 +08:00
|
|
|
int irq = irqd_to_hwirq(d);
|
2011-03-09 06:26:53 +08:00
|
|
|
void __iomem *io_base = irq_data_get_irq_chip_data(d);
|
2009-12-12 14:31:47 +08:00
|
|
|
u32 mask = 1 << irq;
|
|
|
|
|
|
|
|
clrbits32(io_base + HW_BROADWAY_IMR, mask);
|
|
|
|
out_be32(io_base + HW_BROADWAY_ICR, mask);
|
|
|
|
}
|
|
|
|
|
2011-03-09 06:26:53 +08:00
|
|
|
static void hlwd_pic_ack(struct irq_data *d)
|
2009-12-12 14:31:47 +08:00
|
|
|
{
|
2011-05-04 13:02:15 +08:00
|
|
|
int irq = irqd_to_hwirq(d);
|
2011-03-09 06:26:53 +08:00
|
|
|
void __iomem *io_base = irq_data_get_irq_chip_data(d);
|
2009-12-12 14:31:47 +08:00
|
|
|
|
|
|
|
out_be32(io_base + HW_BROADWAY_ICR, 1 << irq);
|
|
|
|
}
|
|
|
|
|
2011-03-09 06:26:53 +08:00
|
|
|
static void hlwd_pic_mask(struct irq_data *d)
|
2009-12-12 14:31:47 +08:00
|
|
|
{
|
2011-05-04 13:02:15 +08:00
|
|
|
int irq = irqd_to_hwirq(d);
|
2011-03-09 06:26:53 +08:00
|
|
|
void __iomem *io_base = irq_data_get_irq_chip_data(d);
|
2009-12-12 14:31:47 +08:00
|
|
|
|
|
|
|
clrbits32(io_base + HW_BROADWAY_IMR, 1 << irq);
|
|
|
|
}
|
|
|
|
|
2011-03-09 06:26:53 +08:00
|
|
|
static void hlwd_pic_unmask(struct irq_data *d)
|
2009-12-12 14:31:47 +08:00
|
|
|
{
|
2011-05-04 13:02:15 +08:00
|
|
|
int irq = irqd_to_hwirq(d);
|
2011-03-09 06:26:53 +08:00
|
|
|
void __iomem *io_base = irq_data_get_irq_chip_data(d);
|
2009-12-12 14:31:47 +08:00
|
|
|
|
|
|
|
setbits32(io_base + HW_BROADWAY_IMR, 1 << irq);
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
static struct irq_chip hlwd_pic = {
|
|
|
|
.name = "hlwd-pic",
|
2011-03-09 06:26:53 +08:00
|
|
|
.irq_ack = hlwd_pic_ack,
|
|
|
|
.irq_mask_ack = hlwd_pic_mask_and_ack,
|
|
|
|
.irq_mask = hlwd_pic_mask,
|
|
|
|
.irq_unmask = hlwd_pic_unmask,
|
2009-12-12 14:31:47 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
/*
|
|
|
|
* IRQ host hooks.
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
|
|
|
|
static struct irq_host *hlwd_irq_host;
|
|
|
|
|
|
|
|
static int hlwd_pic_map(struct irq_host *h, unsigned int virq,
|
|
|
|
irq_hw_number_t hwirq)
|
|
|
|
{
|
2011-03-25 23:45:20 +08:00
|
|
|
irq_set_chip_data(virq, h->host_data);
|
2011-03-25 22:43:57 +08:00
|
|
|
irq_set_status_flags(virq, IRQ_LEVEL);
|
2011-03-25 23:45:20 +08:00
|
|
|
irq_set_chip_and_handler(virq, &hlwd_pic, handle_level_irq);
|
2009-12-12 14:31:47 +08:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct irq_host_ops hlwd_irq_host_ops = {
|
|
|
|
.map = hlwd_pic_map,
|
|
|
|
};
|
|
|
|
|
|
|
|
static unsigned int __hlwd_pic_get_irq(struct irq_host *h)
|
|
|
|
{
|
|
|
|
void __iomem *io_base = h->host_data;
|
|
|
|
int irq;
|
|
|
|
u32 irq_status;
|
|
|
|
|
|
|
|
irq_status = in_be32(io_base + HW_BROADWAY_ICR) &
|
|
|
|
in_be32(io_base + HW_BROADWAY_IMR);
|
|
|
|
if (irq_status == 0)
|
|
|
|
return NO_IRQ; /* no more IRQs pending */
|
|
|
|
|
|
|
|
irq = __ffs(irq_status);
|
|
|
|
return irq_linear_revmap(h, irq);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void hlwd_pic_irq_cascade(unsigned int cascade_virq,
|
|
|
|
struct irq_desc *desc)
|
|
|
|
{
|
2011-03-25 23:45:20 +08:00
|
|
|
struct irq_chip *chip = irq_desc_get_chip(desc);
|
|
|
|
struct irq_host *irq_host = irq_get_handler_data(cascade_virq);
|
2009-12-12 14:31:47 +08:00
|
|
|
unsigned int virq;
|
|
|
|
|
2009-12-18 18:04:42 +08:00
|
|
|
raw_spin_lock(&desc->lock);
|
2011-03-09 06:26:53 +08:00
|
|
|
chip->irq_mask(&desc->irq_data); /* IRQ_LEVEL */
|
2009-12-18 18:04:42 +08:00
|
|
|
raw_spin_unlock(&desc->lock);
|
2009-12-12 14:31:47 +08:00
|
|
|
|
|
|
|
virq = __hlwd_pic_get_irq(irq_host);
|
|
|
|
if (virq != NO_IRQ)
|
|
|
|
generic_handle_irq(virq);
|
|
|
|
else
|
|
|
|
pr_err("spurious interrupt!\n");
|
|
|
|
|
2009-12-18 18:04:42 +08:00
|
|
|
raw_spin_lock(&desc->lock);
|
2011-03-09 06:26:53 +08:00
|
|
|
chip->irq_ack(&desc->irq_data); /* IRQ_LEVEL */
|
2011-03-25 22:43:57 +08:00
|
|
|
if (!irqd_irq_disabled(&desc->irq_data) && chip->irq_unmask)
|
2011-03-09 06:26:53 +08:00
|
|
|
chip->irq_unmask(&desc->irq_data);
|
2009-12-18 18:04:42 +08:00
|
|
|
raw_spin_unlock(&desc->lock);
|
2009-12-12 14:31:47 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Platform hooks.
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
|
|
|
|
static void __hlwd_quiesce(void __iomem *io_base)
|
|
|
|
{
|
|
|
|
/* mask and ack all IRQs */
|
|
|
|
out_be32(io_base + HW_BROADWAY_IMR, 0);
|
|
|
|
out_be32(io_base + HW_BROADWAY_ICR, 0xffffffff);
|
|
|
|
}
|
|
|
|
|
|
|
|
struct irq_host *hlwd_pic_init(struct device_node *np)
|
|
|
|
{
|
|
|
|
struct irq_host *irq_host;
|
|
|
|
struct resource res;
|
|
|
|
void __iomem *io_base;
|
|
|
|
int retval;
|
|
|
|
|
|
|
|
retval = of_address_to_resource(np, 0, &res);
|
|
|
|
if (retval) {
|
|
|
|
pr_err("no io memory range found\n");
|
|
|
|
return NULL;
|
|
|
|
}
|
|
|
|
io_base = ioremap(res.start, resource_size(&res));
|
|
|
|
if (!io_base) {
|
|
|
|
pr_err("ioremap failed\n");
|
|
|
|
return NULL;
|
|
|
|
}
|
|
|
|
|
|
|
|
pr_info("controller at 0x%08x mapped to 0x%p\n", res.start, io_base);
|
|
|
|
|
|
|
|
__hlwd_quiesce(io_base);
|
|
|
|
|
|
|
|
irq_host = irq_alloc_host(np, IRQ_HOST_MAP_LINEAR, HLWD_NR_IRQS,
|
|
|
|
&hlwd_irq_host_ops, -1);
|
|
|
|
if (!irq_host) {
|
|
|
|
pr_err("failed to allocate irq_host\n");
|
|
|
|
return NULL;
|
|
|
|
}
|
|
|
|
irq_host->host_data = io_base;
|
|
|
|
|
|
|
|
return irq_host;
|
|
|
|
}
|
|
|
|
|
|
|
|
unsigned int hlwd_pic_get_irq(void)
|
|
|
|
{
|
|
|
|
return __hlwd_pic_get_irq(hlwd_irq_host);
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Probe function.
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
|
|
|
|
void hlwd_pic_probe(void)
|
|
|
|
{
|
|
|
|
struct irq_host *host;
|
|
|
|
struct device_node *np;
|
|
|
|
const u32 *interrupts;
|
|
|
|
int cascade_virq;
|
|
|
|
|
|
|
|
for_each_compatible_node(np, NULL, "nintendo,hollywood-pic") {
|
|
|
|
interrupts = of_get_property(np, "interrupts", NULL);
|
|
|
|
if (interrupts) {
|
|
|
|
host = hlwd_pic_init(np);
|
|
|
|
BUG_ON(!host);
|
|
|
|
cascade_virq = irq_of_parse_and_map(np, 0);
|
2011-03-25 23:45:20 +08:00
|
|
|
irq_set_handler_data(cascade_virq, host);
|
|
|
|
irq_set_chained_handler(cascade_virq,
|
2009-12-12 14:31:47 +08:00
|
|
|
hlwd_pic_irq_cascade);
|
|
|
|
hlwd_irq_host = host;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* hlwd_quiesce() - quiesce hollywood irq controller
|
|
|
|
*
|
|
|
|
* Mask and ack all interrupt sources.
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
void hlwd_quiesce(void)
|
|
|
|
{
|
|
|
|
void __iomem *io_base = hlwd_irq_host->host_data;
|
|
|
|
|
|
|
|
__hlwd_quiesce(io_base);
|
|
|
|
}
|
|
|
|
|