mirror of https://gitee.com/openkylin/linux.git
54 lines
1.7 KiB
C
54 lines
1.7 KiB
C
|
/*
|
||
|
|
* A collection of structures, addresses, and values associated with
|
||
|
|
* the Freescale MPC885ADS board.
|
||
|
|
* Copied from the FADS stuff.
|
||
|
|
*
|
||
|
|
* Author: MontaVista Software, Inc.
|
||
|
|
* source@mvista.com
|
||
|
|
*
|
||
|
|
* 2005 (c) MontaVista Software, Inc. This file is licensed under the
|
||
|
|
* terms of the GNU General Public License version 2. This program is licensed
|
||
|
|
* "as is" without any warranty of any kind, whether express or implied.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifdef __KERNEL__
|
||
|
|
#ifndef __ASM_MPC885ADS_H__
|
||
|
|
#define __ASM_MPC885ADS_H__
|
||
|
|
|
||
|
|
#include <sysdev/fsl_soc.h>
|
||
|
|
|
||
|
|
#define MPC8xx_CPM_OFFSET (0x9c0)
|
||
|
|
#define CPM_MAP_ADDR (get_immrbase() + MPC8xx_CPM_OFFSET)
|
||
|
|
#define CPM_IRQ_OFFSET 16 // for compability with cpm_uart driver
|
||
|
|
|
||
|
|
/* Bits of interest in the BCSRs.
|
||
|
|
*/
|
||
|
|
#define BCSR1_ETHEN ((uint)0x20000000)
|
||
|
|
#define BCSR1_IRDAEN ((uint)0x10000000)
|
||
|
|
#define BCSR1_RS232EN_1 ((uint)0x01000000)
|
||
|
|
#define BCSR1_PCCEN ((uint)0x00800000)
|
||
|
|
#define BCSR1_PCCVCC0 ((uint)0x00400000)
|
||
|
|
#define BCSR1_PCCVPP0 ((uint)0x00200000)
|
||
|
|
#define BCSR1_PCCVPP1 ((uint)0x00100000)
|
||
|
|
#define BCSR1_PCCVPP_MASK (BCSR1_PCCVPP0 | BCSR1_PCCVPP1)
|
||
|
|
#define BCSR1_RS232EN_2 ((uint)0x00040000)
|
||
|
|
#define BCSR1_PCCVCC1 ((uint)0x00010000)
|
||
|
|
#define BCSR1_PCCVCC_MASK (BCSR1_PCCVCC0 | BCSR1_PCCVCC1)
|
||
|
|
|
||
|
|
#define BCSR4_ETH10_RST ((uint)0x80000000) /* 10Base-T PHY reset*/
|
||
|
|
#define BCSR4_USB_LO_SPD ((uint)0x04000000)
|
||
|
|
#define BCSR4_USB_VCC ((uint)0x02000000)
|
||
|
|
#define BCSR4_USB_FULL_SPD ((uint)0x00040000)
|
||
|
|
#define BCSR4_USB_EN ((uint)0x00020000)
|
||
|
|
|
||
|
|
#define BCSR5_MII2_EN 0x40
|
||
|
|
#define BCSR5_MII2_RST 0x20
|
||
|
|
#define BCSR5_T1_RST 0x10
|
||
|
|
#define BCSR5_ATM155_RST 0x08
|
||
|
|
#define BCSR5_ATM25_RST 0x04
|
||
|
|
#define BCSR5_MII1_EN 0x02
|
||
|
|
#define BCSR5_MII1_RST 0x01
|
||
|
|
|
||
|
|
#endif /* __ASM_MPC885ADS_H__ */
|
||
|
|
#endif /* __KERNEL__ */
|