2011-10-04 18:19:01 +08:00
|
|
|
/*
|
|
|
|
* Copyright (c) 2011 Samsung Electronics Co., Ltd.
|
|
|
|
* Authors:
|
|
|
|
* Inki Dae <inki.dae@samsung.com>
|
|
|
|
* Joonyoung Shim <jy0922.shim@samsung.com>
|
|
|
|
* Seung-Woo Kim <sw0312.kim@samsung.com>
|
|
|
|
*
|
2012-12-18 01:30:17 +08:00
|
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
|
|
* under the terms of the GNU General Public License as published by the
|
|
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
|
|
|
* option) any later version.
|
2011-10-04 18:19:01 +08:00
|
|
|
*/
|
|
|
|
|
2014-01-31 05:19:27 +08:00
|
|
|
#include <linux/pm_runtime.h>
|
2012-10-03 01:01:07 +08:00
|
|
|
#include <drm/drmP.h>
|
|
|
|
#include <drm/drm_crtc_helper.h>
|
2011-10-04 18:19:01 +08:00
|
|
|
|
2013-12-20 18:16:24 +08:00
|
|
|
#include <linux/anon_inodes.h>
|
2014-05-09 13:25:20 +08:00
|
|
|
#include <linux/component.h>
|
2013-12-20 18:16:24 +08:00
|
|
|
|
2011-10-04 18:19:01 +08:00
|
|
|
#include <drm/exynos_drm.h>
|
|
|
|
|
|
|
|
#include "exynos_drm_drv.h"
|
|
|
|
#include "exynos_drm_crtc.h"
|
2012-02-15 10:25:19 +08:00
|
|
|
#include "exynos_drm_encoder.h"
|
2011-10-04 18:19:01 +08:00
|
|
|
#include "exynos_drm_fbdev.h"
|
|
|
|
#include "exynos_drm_fb.h"
|
|
|
|
#include "exynos_drm_gem.h"
|
2011-12-08 16:54:07 +08:00
|
|
|
#include "exynos_drm_plane.h"
|
2012-03-21 09:55:26 +08:00
|
|
|
#include "exynos_drm_vidi.h"
|
2012-04-23 20:01:28 +08:00
|
|
|
#include "exynos_drm_dmabuf.h"
|
2012-05-17 19:06:32 +08:00
|
|
|
#include "exynos_drm_g2d.h"
|
drm/exynos: add ipp subsystem
This patch adds Image Post Processing(IPP) support for exynos drm driver.
IPP supports image scaler/rotator and input/output DMA operations
using IPP subsystem framework to control FIMC, Rotator and GSC hardware
and supports some user interfaces for user side.
And each IPP-based drivers support Memory to Memory operations
with various converting. And in case of FIMC hardware, it also supports
Writeback and Display output operations through local path.
Features:
- Memory to Memory operation support.
- Various pixel formats support.
- Image scaling support.
- Color Space Conversion support.
- Image crop operation support.
- Rotate operation support to 90, 180 or 270 degree.
- Flip operation support to vertical, horizontal or both.
- Writeback operation support to display blended image of FIMD fifo on screen
A summary to IPP Subsystem operations:
First of all, user should get property capabilities from IPP subsystem
and set these properties to hardware registers for desired operations.
The properties could be pixel format, position, rotation degree and
flip operation.
And next, user should set source and destination buffer data using
DRM_EXYNOS_IPP_QUEUE_BUF ioctl command with gem handles to source and
destinition buffers.
And next, user can control user-desired hardware with desired operations
such as play, stop, pause and resume controls.
And finally, user can aware of dma operation completion and also get
destination buffer that it contains user-desried result through dequeue
command.
IOCTL commands:
- DRM_EXYNOS_IPP_GET_PROPERTY
. get ipp driver capabilitis and id.
- DRM_EXYNOS_IPP_SET_PROPERTY
. set format, position, rotation, flip to source and destination buffers
- DRM_EXYNOS_IPP_QUEUE_BUF
. enqueue/dequeue buffer and make event list.
- DRM_EXYNOS_IPP_CMD_CTRL
. play/stop/pause/resume control.
Event:
- DRM_EXYNOS_IPP_EVENT
. a event to notify dma operation completion to user side.
Basic control flow:
Open -> Get properties -> User choose desired IPP sub driver(FIMC, Rotator
or GSCALER) -> Set Property -> Create gem handle -> Enqueue to source and
destination buffers -> Command control(Play) -> Event is notified to User
-> User gets destinition buffer complated -> (Enqueue to source and
destination buffers -> Event is notified to User) * N -> Queue/Dequeue to
source and destination buffers -> Command control(Stop) -> Free gem handle
-> Close
Changelog v1 ~ v5:
- added comments, code fixups and cleanups.
Signed-off-by: Eunchul Kim <chulspro.kim@samsung.com>
Signed-off-by: Jinyoung Jeon <jy0.jeon@samsung.com>
Signed-off-by: Inki Dae <inki.dae@samsung.com>
Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
2012-12-14 17:10:31 +08:00
|
|
|
#include "exynos_drm_ipp.h"
|
2012-10-20 22:53:42 +08:00
|
|
|
#include "exynos_drm_iommu.h"
|
2011-10-04 18:19:01 +08:00
|
|
|
|
2011-12-15 16:31:24 +08:00
|
|
|
#define DRIVER_NAME "exynos"
|
2011-10-04 18:19:01 +08:00
|
|
|
#define DRIVER_DESC "Samsung SoC DRM"
|
|
|
|
#define DRIVER_DATE "20110530"
|
|
|
|
#define DRIVER_MAJOR 1
|
|
|
|
#define DRIVER_MINOR 0
|
|
|
|
|
2012-10-16 08:20:12 +08:00
|
|
|
static struct platform_device *exynos_drm_pdev;
|
|
|
|
|
2014-05-09 13:25:20 +08:00
|
|
|
static DEFINE_MUTEX(drm_component_lock);
|
|
|
|
static LIST_HEAD(drm_component_list);
|
|
|
|
|
|
|
|
struct component_dev {
|
|
|
|
struct list_head list;
|
2014-05-29 17:28:02 +08:00
|
|
|
struct device *crtc_dev;
|
|
|
|
struct device *conn_dev;
|
|
|
|
enum exynos_drm_output_type out_type;
|
|
|
|
unsigned int dev_type_flag;
|
2014-05-09 13:25:20 +08:00
|
|
|
};
|
|
|
|
|
2011-10-04 18:19:01 +08:00
|
|
|
static int exynos_drm_load(struct drm_device *dev, unsigned long flags)
|
|
|
|
{
|
|
|
|
struct exynos_drm_private *private;
|
|
|
|
int ret;
|
|
|
|
int nr;
|
|
|
|
|
|
|
|
private = kzalloc(sizeof(struct exynos_drm_private), GFP_KERNEL);
|
2013-08-19 18:04:55 +08:00
|
|
|
if (!private)
|
2011-10-04 18:19:01 +08:00
|
|
|
return -ENOMEM;
|
|
|
|
|
|
|
|
INIT_LIST_HEAD(&private->pageflip_event_list);
|
2014-01-31 05:19:27 +08:00
|
|
|
dev_set_drvdata(dev->dev, dev);
|
2011-10-04 18:19:01 +08:00
|
|
|
dev->dev_private = (void *)private;
|
|
|
|
|
2012-10-20 22:53:42 +08:00
|
|
|
/*
|
|
|
|
* create mapping to manage iommu table and set a pointer to iommu
|
|
|
|
* mapping structure to iommu_mapping of private data.
|
|
|
|
* also this iommu_mapping can be used to check if iommu is supported
|
|
|
|
* or not.
|
|
|
|
*/
|
|
|
|
ret = drm_create_iommu_mapping(dev);
|
|
|
|
if (ret < 0) {
|
|
|
|
DRM_ERROR("failed to create iommu mapping.\n");
|
2014-02-28 17:37:02 +08:00
|
|
|
goto err_free_private;
|
2012-10-20 22:53:42 +08:00
|
|
|
}
|
|
|
|
|
2011-10-04 18:19:01 +08:00
|
|
|
drm_mode_config_init(dev);
|
|
|
|
|
|
|
|
exynos_drm_mode_config_init(dev);
|
|
|
|
|
2011-12-08 16:54:07 +08:00
|
|
|
for (nr = 0; nr < MAX_PLANE; nr++) {
|
2012-06-27 13:27:04 +08:00
|
|
|
struct drm_plane *plane;
|
2014-01-31 05:19:11 +08:00
|
|
|
unsigned long possible_crtcs = (1 << MAX_CRTC) - 1;
|
2012-06-27 13:27:04 +08:00
|
|
|
|
|
|
|
plane = exynos_plane_init(dev, possible_crtcs, false);
|
|
|
|
if (!plane)
|
2014-05-09 13:25:20 +08:00
|
|
|
goto err_mode_config_cleanup;
|
2011-12-08 16:54:07 +08:00
|
|
|
}
|
|
|
|
|
2014-03-17 18:27:18 +08:00
|
|
|
/* init kms poll for handling hpd */
|
|
|
|
drm_kms_helper_poll_init(dev);
|
|
|
|
|
2011-10-04 18:19:01 +08:00
|
|
|
ret = drm_vblank_init(dev, MAX_CRTC);
|
|
|
|
if (ret)
|
2014-05-09 13:25:20 +08:00
|
|
|
goto err_mode_config_cleanup;
|
2011-10-04 18:19:01 +08:00
|
|
|
|
2012-02-15 10:25:19 +08:00
|
|
|
/* setup possible_clones. */
|
|
|
|
exynos_drm_encoder_setup(dev);
|
|
|
|
|
2013-12-11 18:34:23 +08:00
|
|
|
platform_set_drvdata(dev->platformdev, dev);
|
|
|
|
|
2014-05-09 13:25:20 +08:00
|
|
|
/* Try to bind all sub drivers. */
|
|
|
|
ret = component_bind_all(dev->dev, dev);
|
|
|
|
if (ret)
|
|
|
|
goto err_cleanup_vblank;
|
|
|
|
|
2014-04-14 11:55:55 +08:00
|
|
|
/* Probe non kms sub drivers and virtual display driver. */
|
2014-05-09 13:25:20 +08:00
|
|
|
ret = exynos_drm_device_subdrv_probe(dev);
|
|
|
|
if (ret)
|
|
|
|
goto err_unbind_all;
|
|
|
|
|
2014-03-17 18:27:17 +08:00
|
|
|
/* force connectors detection */
|
|
|
|
drm_helper_hpd_irq_event(dev);
|
|
|
|
|
2011-10-04 18:19:01 +08:00
|
|
|
return 0;
|
|
|
|
|
2014-05-09 13:25:20 +08:00
|
|
|
err_unbind_all:
|
|
|
|
component_unbind_all(dev->dev, dev);
|
|
|
|
err_cleanup_vblank:
|
2011-10-04 18:19:01 +08:00
|
|
|
drm_vblank_cleanup(dev);
|
2014-02-19 20:02:55 +08:00
|
|
|
err_mode_config_cleanup:
|
|
|
|
drm_mode_config_cleanup(dev);
|
2012-10-20 22:53:42 +08:00
|
|
|
drm_release_iommu_mapping(dev);
|
2014-02-28 17:37:02 +08:00
|
|
|
err_free_private:
|
2011-10-04 18:19:01 +08:00
|
|
|
kfree(private);
|
|
|
|
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int exynos_drm_unload(struct drm_device *dev)
|
|
|
|
{
|
2014-05-09 13:25:20 +08:00
|
|
|
exynos_drm_device_subdrv_remove(dev);
|
|
|
|
|
2011-10-04 18:19:01 +08:00
|
|
|
exynos_drm_fbdev_fini(dev);
|
|
|
|
drm_vblank_cleanup(dev);
|
2011-10-18 15:58:05 +08:00
|
|
|
drm_kms_helper_poll_fini(dev);
|
2011-10-04 18:19:01 +08:00
|
|
|
drm_mode_config_cleanup(dev);
|
2012-10-20 22:53:42 +08:00
|
|
|
|
|
|
|
drm_release_iommu_mapping(dev);
|
2011-10-04 18:19:01 +08:00
|
|
|
kfree(dev->dev_private);
|
|
|
|
|
2014-05-09 13:25:20 +08:00
|
|
|
component_unbind_all(dev->dev, dev);
|
2011-10-04 18:19:01 +08:00
|
|
|
dev->dev_private = NULL;
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2013-12-20 18:16:24 +08:00
|
|
|
static const struct file_operations exynos_drm_gem_fops = {
|
|
|
|
.mmap = exynos_drm_gem_mmap_buffer,
|
|
|
|
};
|
|
|
|
|
2014-01-31 05:19:27 +08:00
|
|
|
static int exynos_drm_suspend(struct drm_device *dev, pm_message_t state)
|
|
|
|
{
|
|
|
|
struct drm_connector *connector;
|
|
|
|
|
|
|
|
drm_modeset_lock_all(dev);
|
|
|
|
list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
|
|
|
|
int old_dpms = connector->dpms;
|
|
|
|
|
|
|
|
if (connector->funcs->dpms)
|
|
|
|
connector->funcs->dpms(connector, DRM_MODE_DPMS_OFF);
|
|
|
|
|
|
|
|
/* Set the old mode back to the connector for resume */
|
|
|
|
connector->dpms = old_dpms;
|
|
|
|
}
|
|
|
|
drm_modeset_unlock_all(dev);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int exynos_drm_resume(struct drm_device *dev)
|
|
|
|
{
|
|
|
|
struct drm_connector *connector;
|
|
|
|
|
|
|
|
drm_modeset_lock_all(dev);
|
|
|
|
list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
|
|
|
|
if (connector->funcs->dpms)
|
|
|
|
connector->funcs->dpms(connector, connector->dpms);
|
|
|
|
}
|
2014-05-09 14:14:15 +08:00
|
|
|
drm_modeset_unlock_all(dev);
|
2014-01-31 05:19:27 +08:00
|
|
|
|
|
|
|
drm_helper_resume_force_mode(dev);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2012-03-16 17:47:09 +08:00
|
|
|
static int exynos_drm_open(struct drm_device *dev, struct drm_file *file)
|
|
|
|
{
|
2012-05-17 19:06:32 +08:00
|
|
|
struct drm_exynos_file_private *file_priv;
|
2013-12-20 18:16:24 +08:00
|
|
|
struct file *anon_filp;
|
2013-07-01 16:00:47 +08:00
|
|
|
int ret;
|
2012-05-17 19:06:32 +08:00
|
|
|
|
|
|
|
file_priv = kzalloc(sizeof(*file_priv), GFP_KERNEL);
|
|
|
|
if (!file_priv)
|
|
|
|
return -ENOMEM;
|
|
|
|
|
|
|
|
file->driver_priv = file_priv;
|
2012-04-23 20:01:28 +08:00
|
|
|
|
2013-07-01 16:00:47 +08:00
|
|
|
ret = exynos_drm_subdrv_open(dev, file);
|
2014-01-16 14:01:26 +08:00
|
|
|
if (ret)
|
2014-03-17 11:28:06 +08:00
|
|
|
goto err_file_priv_free;
|
2013-07-01 16:00:47 +08:00
|
|
|
|
2013-12-20 18:16:24 +08:00
|
|
|
anon_filp = anon_inode_getfile("exynos_gem", &exynos_drm_gem_fops,
|
|
|
|
NULL, 0);
|
|
|
|
if (IS_ERR(anon_filp)) {
|
2014-01-16 14:01:26 +08:00
|
|
|
ret = PTR_ERR(anon_filp);
|
2014-03-17 11:28:06 +08:00
|
|
|
goto err_subdrv_close;
|
2013-12-20 18:16:24 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
anon_filp->f_mode = FMODE_READ | FMODE_WRITE;
|
|
|
|
file_priv->anon_filp = anon_filp;
|
|
|
|
|
2014-01-16 14:01:26 +08:00
|
|
|
return ret;
|
2014-03-17 11:28:06 +08:00
|
|
|
|
|
|
|
err_subdrv_close:
|
|
|
|
exynos_drm_subdrv_close(dev, file);
|
|
|
|
|
|
|
|
err_file_priv_free:
|
2014-01-16 14:01:26 +08:00
|
|
|
kfree(file_priv);
|
|
|
|
file->driver_priv = NULL;
|
2013-07-01 16:00:47 +08:00
|
|
|
return ret;
|
2012-03-16 17:47:09 +08:00
|
|
|
}
|
|
|
|
|
2011-10-14 12:29:51 +08:00
|
|
|
static void exynos_drm_preclose(struct drm_device *dev,
|
2012-02-15 10:25:18 +08:00
|
|
|
struct drm_file *file)
|
2013-10-01 13:51:37 +08:00
|
|
|
{
|
|
|
|
exynos_drm_subdrv_close(dev, file);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void exynos_drm_postclose(struct drm_device *dev, struct drm_file *file)
|
2011-10-14 12:29:51 +08:00
|
|
|
{
|
2012-03-16 17:47:07 +08:00
|
|
|
struct exynos_drm_private *private = dev->dev_private;
|
2013-12-20 18:16:24 +08:00
|
|
|
struct drm_exynos_file_private *file_priv;
|
2013-10-01 13:51:37 +08:00
|
|
|
struct drm_pending_vblank_event *v, *vt;
|
|
|
|
struct drm_pending_event *e, *et;
|
2012-03-16 17:47:07 +08:00
|
|
|
unsigned long flags;
|
|
|
|
|
2013-10-01 13:51:37 +08:00
|
|
|
if (!file->driver_priv)
|
|
|
|
return;
|
|
|
|
|
|
|
|
/* Release all events not unhandled by page flip handler. */
|
2012-03-16 17:47:07 +08:00
|
|
|
spin_lock_irqsave(&dev->event_lock, flags);
|
2013-10-01 13:51:37 +08:00
|
|
|
list_for_each_entry_safe(v, vt, &private->pageflip_event_list,
|
2012-03-16 17:47:07 +08:00
|
|
|
base.link) {
|
2013-10-01 13:51:37 +08:00
|
|
|
if (v->base.file_priv == file) {
|
|
|
|
list_del(&v->base.link);
|
|
|
|
drm_vblank_put(dev, v->pipe);
|
|
|
|
v->base.destroy(&v->base);
|
2012-03-16 17:47:07 +08:00
|
|
|
}
|
|
|
|
}
|
2012-03-16 17:47:09 +08:00
|
|
|
|
2013-10-01 13:51:37 +08:00
|
|
|
/* Release all events handled by page flip handler but not freed. */
|
|
|
|
list_for_each_entry_safe(e, et, &file->event_list, link) {
|
|
|
|
list_del(&e->link);
|
|
|
|
e->destroy(e);
|
|
|
|
}
|
|
|
|
spin_unlock_irqrestore(&dev->event_lock, flags);
|
2011-10-14 12:29:51 +08:00
|
|
|
|
2013-12-20 18:16:24 +08:00
|
|
|
file_priv = file->driver_priv;
|
|
|
|
if (file_priv->anon_filp)
|
|
|
|
fput(file_priv->anon_filp);
|
2012-02-15 10:25:22 +08:00
|
|
|
|
|
|
|
kfree(file->driver_priv);
|
|
|
|
file->driver_priv = NULL;
|
|
|
|
}
|
|
|
|
|
2011-10-04 18:19:01 +08:00
|
|
|
static void exynos_drm_lastclose(struct drm_device *dev)
|
|
|
|
{
|
|
|
|
exynos_drm_fbdev_restore_mode(dev);
|
|
|
|
}
|
|
|
|
|
2012-05-17 19:27:22 +08:00
|
|
|
static const struct vm_operations_struct exynos_drm_gem_vm_ops = {
|
2011-10-04 18:19:01 +08:00
|
|
|
.fault = exynos_drm_gem_fault,
|
|
|
|
.open = drm_gem_vm_open,
|
|
|
|
.close = drm_gem_vm_close,
|
|
|
|
};
|
|
|
|
|
2013-08-03 01:27:49 +08:00
|
|
|
static const struct drm_ioctl_desc exynos_ioctls[] = {
|
2011-10-04 18:19:01 +08:00
|
|
|
DRM_IOCTL_DEF_DRV(EXYNOS_GEM_CREATE, exynos_drm_gem_create_ioctl,
|
|
|
|
DRM_UNLOCKED | DRM_AUTH),
|
|
|
|
DRM_IOCTL_DEF_DRV(EXYNOS_GEM_MAP_OFFSET,
|
|
|
|
exynos_drm_gem_map_offset_ioctl, DRM_UNLOCKED |
|
|
|
|
DRM_AUTH),
|
|
|
|
DRM_IOCTL_DEF_DRV(EXYNOS_GEM_MMAP,
|
|
|
|
exynos_drm_gem_mmap_ioctl, DRM_UNLOCKED | DRM_AUTH),
|
2012-05-04 14:51:17 +08:00
|
|
|
DRM_IOCTL_DEF_DRV(EXYNOS_GEM_GET,
|
|
|
|
exynos_drm_gem_get_ioctl, DRM_UNLOCKED),
|
2012-03-21 09:55:26 +08:00
|
|
|
DRM_IOCTL_DEF_DRV(EXYNOS_VIDI_CONNECTION,
|
|
|
|
vidi_connection_ioctl, DRM_UNLOCKED | DRM_AUTH),
|
2012-05-17 19:06:32 +08:00
|
|
|
DRM_IOCTL_DEF_DRV(EXYNOS_G2D_GET_VER,
|
|
|
|
exynos_g2d_get_ver_ioctl, DRM_UNLOCKED | DRM_AUTH),
|
|
|
|
DRM_IOCTL_DEF_DRV(EXYNOS_G2D_SET_CMDLIST,
|
|
|
|
exynos_g2d_set_cmdlist_ioctl, DRM_UNLOCKED | DRM_AUTH),
|
|
|
|
DRM_IOCTL_DEF_DRV(EXYNOS_G2D_EXEC,
|
|
|
|
exynos_g2d_exec_ioctl, DRM_UNLOCKED | DRM_AUTH),
|
drm/exynos: add ipp subsystem
This patch adds Image Post Processing(IPP) support for exynos drm driver.
IPP supports image scaler/rotator and input/output DMA operations
using IPP subsystem framework to control FIMC, Rotator and GSC hardware
and supports some user interfaces for user side.
And each IPP-based drivers support Memory to Memory operations
with various converting. And in case of FIMC hardware, it also supports
Writeback and Display output operations through local path.
Features:
- Memory to Memory operation support.
- Various pixel formats support.
- Image scaling support.
- Color Space Conversion support.
- Image crop operation support.
- Rotate operation support to 90, 180 or 270 degree.
- Flip operation support to vertical, horizontal or both.
- Writeback operation support to display blended image of FIMD fifo on screen
A summary to IPP Subsystem operations:
First of all, user should get property capabilities from IPP subsystem
and set these properties to hardware registers for desired operations.
The properties could be pixel format, position, rotation degree and
flip operation.
And next, user should set source and destination buffer data using
DRM_EXYNOS_IPP_QUEUE_BUF ioctl command with gem handles to source and
destinition buffers.
And next, user can control user-desired hardware with desired operations
such as play, stop, pause and resume controls.
And finally, user can aware of dma operation completion and also get
destination buffer that it contains user-desried result through dequeue
command.
IOCTL commands:
- DRM_EXYNOS_IPP_GET_PROPERTY
. get ipp driver capabilitis and id.
- DRM_EXYNOS_IPP_SET_PROPERTY
. set format, position, rotation, flip to source and destination buffers
- DRM_EXYNOS_IPP_QUEUE_BUF
. enqueue/dequeue buffer and make event list.
- DRM_EXYNOS_IPP_CMD_CTRL
. play/stop/pause/resume control.
Event:
- DRM_EXYNOS_IPP_EVENT
. a event to notify dma operation completion to user side.
Basic control flow:
Open -> Get properties -> User choose desired IPP sub driver(FIMC, Rotator
or GSCALER) -> Set Property -> Create gem handle -> Enqueue to source and
destination buffers -> Command control(Play) -> Event is notified to User
-> User gets destinition buffer complated -> (Enqueue to source and
destination buffers -> Event is notified to User) * N -> Queue/Dequeue to
source and destination buffers -> Command control(Stop) -> Free gem handle
-> Close
Changelog v1 ~ v5:
- added comments, code fixups and cleanups.
Signed-off-by: Eunchul Kim <chulspro.kim@samsung.com>
Signed-off-by: Jinyoung Jeon <jy0.jeon@samsung.com>
Signed-off-by: Inki Dae <inki.dae@samsung.com>
Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
2012-12-14 17:10:31 +08:00
|
|
|
DRM_IOCTL_DEF_DRV(EXYNOS_IPP_GET_PROPERTY,
|
|
|
|
exynos_drm_ipp_get_property, DRM_UNLOCKED | DRM_AUTH),
|
|
|
|
DRM_IOCTL_DEF_DRV(EXYNOS_IPP_SET_PROPERTY,
|
|
|
|
exynos_drm_ipp_set_property, DRM_UNLOCKED | DRM_AUTH),
|
|
|
|
DRM_IOCTL_DEF_DRV(EXYNOS_IPP_QUEUE_BUF,
|
|
|
|
exynos_drm_ipp_queue_buf, DRM_UNLOCKED | DRM_AUTH),
|
|
|
|
DRM_IOCTL_DEF_DRV(EXYNOS_IPP_CMD_CTRL,
|
|
|
|
exynos_drm_ipp_cmd_ctrl, DRM_UNLOCKED | DRM_AUTH),
|
2011-10-04 18:19:01 +08:00
|
|
|
};
|
|
|
|
|
2011-12-08 14:00:20 +08:00
|
|
|
static const struct file_operations exynos_drm_driver_fops = {
|
|
|
|
.owner = THIS_MODULE,
|
|
|
|
.open = drm_open,
|
|
|
|
.mmap = exynos_drm_gem_mmap,
|
|
|
|
.poll = drm_poll,
|
|
|
|
.read = drm_read,
|
|
|
|
.unlocked_ioctl = drm_ioctl,
|
2012-07-10 06:40:07 +08:00
|
|
|
#ifdef CONFIG_COMPAT
|
|
|
|
.compat_ioctl = drm_compat_ioctl,
|
|
|
|
#endif
|
2011-12-08 14:00:20 +08:00
|
|
|
.release = drm_release,
|
|
|
|
};
|
|
|
|
|
2011-10-04 18:19:01 +08:00
|
|
|
static struct drm_driver exynos_drm_driver = {
|
2014-04-12 08:39:52 +08:00
|
|
|
.driver_features = DRIVER_MODESET | DRIVER_GEM | DRIVER_PRIME,
|
2011-10-04 18:19:01 +08:00
|
|
|
.load = exynos_drm_load,
|
|
|
|
.unload = exynos_drm_unload,
|
2014-01-31 05:19:27 +08:00
|
|
|
.suspend = exynos_drm_suspend,
|
|
|
|
.resume = exynos_drm_resume,
|
2012-03-16 17:47:09 +08:00
|
|
|
.open = exynos_drm_open,
|
2011-10-14 12:29:51 +08:00
|
|
|
.preclose = exynos_drm_preclose,
|
2011-10-04 18:19:01 +08:00
|
|
|
.lastclose = exynos_drm_lastclose,
|
2012-02-15 10:25:22 +08:00
|
|
|
.postclose = exynos_drm_postclose,
|
2014-08-29 18:12:43 +08:00
|
|
|
.set_busid = drm_platform_set_busid,
|
2011-10-04 18:19:01 +08:00
|
|
|
.get_vblank_counter = drm_vblank_count,
|
|
|
|
.enable_vblank = exynos_drm_crtc_enable_vblank,
|
|
|
|
.disable_vblank = exynos_drm_crtc_disable_vblank,
|
|
|
|
.gem_free_object = exynos_drm_gem_free_object,
|
|
|
|
.gem_vm_ops = &exynos_drm_gem_vm_ops,
|
|
|
|
.dumb_create = exynos_drm_gem_dumb_create,
|
|
|
|
.dumb_map_offset = exynos_drm_gem_dumb_map_offset,
|
2013-07-16 15:12:04 +08:00
|
|
|
.dumb_destroy = drm_gem_dumb_destroy,
|
2012-04-23 20:01:28 +08:00
|
|
|
.prime_handle_to_fd = drm_gem_prime_handle_to_fd,
|
|
|
|
.prime_fd_to_handle = drm_gem_prime_fd_to_handle,
|
|
|
|
.gem_prime_export = exynos_dmabuf_prime_export,
|
|
|
|
.gem_prime_import = exynos_dmabuf_prime_import,
|
2011-10-04 18:19:01 +08:00
|
|
|
.ioctls = exynos_ioctls,
|
2013-08-03 01:27:49 +08:00
|
|
|
.num_ioctls = ARRAY_SIZE(exynos_ioctls),
|
2011-12-08 14:00:20 +08:00
|
|
|
.fops = &exynos_drm_driver_fops,
|
2011-10-04 18:19:01 +08:00
|
|
|
.name = DRIVER_NAME,
|
|
|
|
.desc = DRIVER_DESC,
|
|
|
|
.date = DRIVER_DATE,
|
|
|
|
.major = DRIVER_MAJOR,
|
|
|
|
.minor = DRIVER_MINOR,
|
|
|
|
};
|
|
|
|
|
2014-01-31 05:19:27 +08:00
|
|
|
#ifdef CONFIG_PM_SLEEP
|
|
|
|
static int exynos_drm_sys_suspend(struct device *dev)
|
|
|
|
{
|
|
|
|
struct drm_device *drm_dev = dev_get_drvdata(dev);
|
|
|
|
pm_message_t message;
|
|
|
|
|
2014-06-30 21:25:44 +08:00
|
|
|
if (pm_runtime_suspended(dev) || !drm_dev)
|
2014-01-31 05:19:27 +08:00
|
|
|
return 0;
|
|
|
|
|
|
|
|
message.event = PM_EVENT_SUSPEND;
|
|
|
|
return exynos_drm_suspend(drm_dev, message);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int exynos_drm_sys_resume(struct device *dev)
|
|
|
|
{
|
|
|
|
struct drm_device *drm_dev = dev_get_drvdata(dev);
|
|
|
|
|
2014-06-30 21:25:44 +08:00
|
|
|
if (pm_runtime_suspended(dev) || !drm_dev)
|
2014-01-31 05:19:27 +08:00
|
|
|
return 0;
|
|
|
|
|
|
|
|
return exynos_drm_resume(drm_dev);
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
|
|
|
static const struct dev_pm_ops exynos_drm_pm_ops = {
|
|
|
|
SET_SYSTEM_SLEEP_PM_OPS(exynos_drm_sys_suspend, exynos_drm_sys_resume)
|
|
|
|
};
|
|
|
|
|
2014-05-09 13:25:20 +08:00
|
|
|
int exynos_drm_component_add(struct device *dev,
|
2014-05-29 17:28:02 +08:00
|
|
|
enum exynos_drm_device_type dev_type,
|
|
|
|
enum exynos_drm_output_type out_type)
|
2014-05-09 13:25:20 +08:00
|
|
|
{
|
|
|
|
struct component_dev *cdev;
|
2014-05-29 17:28:02 +08:00
|
|
|
|
|
|
|
if (dev_type != EXYNOS_DEVICE_TYPE_CRTC &&
|
|
|
|
dev_type != EXYNOS_DEVICE_TYPE_CONNECTOR) {
|
|
|
|
DRM_ERROR("invalid device type.\n");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
mutex_lock(&drm_component_lock);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Make sure to check if there is a component which has two device
|
|
|
|
* objects, for connector and for encoder/connector.
|
|
|
|
* It should make sure that crtc and encoder/connector drivers are
|
|
|
|
* ready before exynos drm core binds them.
|
|
|
|
*/
|
|
|
|
list_for_each_entry(cdev, &drm_component_list, list) {
|
|
|
|
if (cdev->out_type == out_type) {
|
|
|
|
/*
|
|
|
|
* If crtc and encoder/connector device objects are
|
|
|
|
* added already just return.
|
|
|
|
*/
|
|
|
|
if (cdev->dev_type_flag == (EXYNOS_DEVICE_TYPE_CRTC |
|
|
|
|
EXYNOS_DEVICE_TYPE_CONNECTOR)) {
|
|
|
|
mutex_unlock(&drm_component_lock);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (dev_type == EXYNOS_DEVICE_TYPE_CRTC) {
|
|
|
|
cdev->crtc_dev = dev;
|
|
|
|
cdev->dev_type_flag |= dev_type;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (dev_type == EXYNOS_DEVICE_TYPE_CONNECTOR) {
|
|
|
|
cdev->conn_dev = dev;
|
|
|
|
cdev->dev_type_flag |= dev_type;
|
|
|
|
}
|
|
|
|
|
|
|
|
mutex_unlock(&drm_component_lock);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
mutex_unlock(&drm_component_lock);
|
2014-05-09 13:25:20 +08:00
|
|
|
|
|
|
|
cdev = kzalloc(sizeof(*cdev), GFP_KERNEL);
|
|
|
|
if (!cdev)
|
|
|
|
return -ENOMEM;
|
|
|
|
|
2014-05-29 17:28:02 +08:00
|
|
|
if (dev_type == EXYNOS_DEVICE_TYPE_CRTC)
|
|
|
|
cdev->crtc_dev = dev;
|
|
|
|
if (dev_type == EXYNOS_DEVICE_TYPE_CONNECTOR)
|
|
|
|
cdev->conn_dev = dev;
|
2014-05-09 13:25:20 +08:00
|
|
|
|
2014-05-29 17:28:02 +08:00
|
|
|
cdev->out_type = out_type;
|
|
|
|
cdev->dev_type_flag = dev_type;
|
2014-05-09 13:25:20 +08:00
|
|
|
|
|
|
|
mutex_lock(&drm_component_lock);
|
|
|
|
list_add_tail(&cdev->list, &drm_component_list);
|
|
|
|
mutex_unlock(&drm_component_lock);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
void exynos_drm_component_del(struct device *dev,
|
2014-05-29 17:28:02 +08:00
|
|
|
enum exynos_drm_device_type dev_type)
|
2014-05-09 13:25:20 +08:00
|
|
|
{
|
|
|
|
struct component_dev *cdev, *next;
|
|
|
|
|
|
|
|
mutex_lock(&drm_component_lock);
|
|
|
|
|
|
|
|
list_for_each_entry_safe(cdev, next, &drm_component_list, list) {
|
2014-05-29 17:28:02 +08:00
|
|
|
if (dev_type == EXYNOS_DEVICE_TYPE_CRTC) {
|
|
|
|
if (cdev->crtc_dev == dev) {
|
|
|
|
cdev->crtc_dev = NULL;
|
|
|
|
cdev->dev_type_flag &= ~dev_type;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
if (dev_type == EXYNOS_DEVICE_TYPE_CONNECTOR) {
|
|
|
|
if (cdev->conn_dev == dev) {
|
|
|
|
cdev->conn_dev = NULL;
|
|
|
|
cdev->dev_type_flag &= ~dev_type;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Release cdev object only in case that both of crtc and
|
|
|
|
* encoder/connector device objects are NULL.
|
|
|
|
*/
|
|
|
|
if (!cdev->crtc_dev && !cdev->conn_dev) {
|
2014-05-09 13:25:20 +08:00
|
|
|
list_del(&cdev->list);
|
|
|
|
kfree(cdev);
|
|
|
|
}
|
2014-05-29 17:28:02 +08:00
|
|
|
|
|
|
|
break;
|
2014-05-09 13:25:20 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
mutex_unlock(&drm_component_lock);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int compare_of(struct device *dev, void *data)
|
|
|
|
{
|
|
|
|
return dev == (struct device *)data;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int exynos_drm_add_components(struct device *dev, struct master *m)
|
|
|
|
{
|
|
|
|
struct component_dev *cdev;
|
2014-05-29 17:28:02 +08:00
|
|
|
unsigned int attach_cnt = 0;
|
2014-05-09 13:25:20 +08:00
|
|
|
|
|
|
|
mutex_lock(&drm_component_lock);
|
|
|
|
|
|
|
|
list_for_each_entry(cdev, &drm_component_list, list) {
|
|
|
|
int ret;
|
|
|
|
|
2014-05-29 17:28:02 +08:00
|
|
|
/*
|
|
|
|
* Add components to master only in case that crtc and
|
|
|
|
* encoder/connector device objects exist.
|
|
|
|
*/
|
|
|
|
if (!cdev->crtc_dev || !cdev->conn_dev)
|
|
|
|
continue;
|
|
|
|
|
|
|
|
attach_cnt++;
|
|
|
|
|
2014-05-09 13:25:20 +08:00
|
|
|
mutex_unlock(&drm_component_lock);
|
|
|
|
|
2014-05-29 17:28:02 +08:00
|
|
|
/*
|
|
|
|
* fimd and dpi modules have same device object so add
|
|
|
|
* only crtc device object in this case.
|
|
|
|
*
|
|
|
|
* TODO. if dpi module follows driver-model driver then
|
|
|
|
* below codes can be removed.
|
|
|
|
*/
|
|
|
|
if (cdev->crtc_dev == cdev->conn_dev) {
|
|
|
|
ret = component_master_add_child(m, compare_of,
|
|
|
|
cdev->crtc_dev);
|
|
|
|
if (ret < 0)
|
|
|
|
return ret;
|
|
|
|
|
|
|
|
goto out_lock;
|
|
|
|
}
|
2014-05-09 13:25:20 +08:00
|
|
|
|
2014-05-29 17:28:02 +08:00
|
|
|
/*
|
|
|
|
* Do not chage below call order.
|
|
|
|
* crtc device first should be added to master because
|
|
|
|
* connector/encoder need pipe number of crtc when they
|
|
|
|
* are created.
|
|
|
|
*/
|
|
|
|
ret = component_master_add_child(m, compare_of, cdev->crtc_dev);
|
|
|
|
ret |= component_master_add_child(m, compare_of,
|
|
|
|
cdev->conn_dev);
|
|
|
|
if (ret < 0)
|
|
|
|
return ret;
|
|
|
|
|
|
|
|
out_lock:
|
2014-05-09 13:25:20 +08:00
|
|
|
mutex_lock(&drm_component_lock);
|
|
|
|
}
|
|
|
|
|
|
|
|
mutex_unlock(&drm_component_lock);
|
|
|
|
|
2014-05-29 17:28:02 +08:00
|
|
|
return attach_cnt ? 0 : -ENODEV;
|
2014-05-09 13:25:20 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
static int exynos_drm_bind(struct device *dev)
|
|
|
|
{
|
|
|
|
return drm_platform_init(&exynos_drm_driver, to_platform_device(dev));
|
|
|
|
}
|
|
|
|
|
|
|
|
static void exynos_drm_unbind(struct device *dev)
|
|
|
|
{
|
|
|
|
drm_put_dev(dev_get_drvdata(dev));
|
|
|
|
}
|
|
|
|
|
|
|
|
static const struct component_master_ops exynos_drm_ops = {
|
|
|
|
.add_components = exynos_drm_add_components,
|
|
|
|
.bind = exynos_drm_bind,
|
|
|
|
.unbind = exynos_drm_unbind,
|
2011-10-04 18:19:01 +08:00
|
|
|
};
|
|
|
|
|
2014-05-09 13:25:20 +08:00
|
|
|
static int exynos_drm_platform_probe(struct platform_device *pdev)
|
2011-10-04 18:19:01 +08:00
|
|
|
{
|
2012-03-16 17:47:08 +08:00
|
|
|
int ret;
|
|
|
|
|
2014-05-09 13:25:20 +08:00
|
|
|
pdev->dev.coherent_dma_mask = DMA_BIT_MASK(32);
|
2014-06-09 21:39:49 +08:00
|
|
|
exynos_drm_driver.num_ioctls = ARRAY_SIZE(exynos_ioctls);
|
2014-05-09 13:25:20 +08:00
|
|
|
|
|
|
|
#ifdef CONFIG_DRM_EXYNOS_FIMD
|
|
|
|
ret = platform_driver_register(&fimd_driver);
|
|
|
|
if (ret < 0)
|
|
|
|
return ret;
|
|
|
|
#endif
|
|
|
|
|
2014-01-31 05:19:23 +08:00
|
|
|
#ifdef CONFIG_DRM_EXYNOS_DP
|
|
|
|
ret = platform_driver_register(&dp_driver);
|
|
|
|
if (ret < 0)
|
2014-05-09 13:25:20 +08:00
|
|
|
goto err_unregister_fimd_drv;
|
2014-01-31 05:19:23 +08:00
|
|
|
#endif
|
|
|
|
|
2014-04-04 00:19:56 +08:00
|
|
|
#ifdef CONFIG_DRM_EXYNOS_DSI
|
|
|
|
ret = platform_driver_register(&dsi_driver);
|
|
|
|
if (ret < 0)
|
2014-04-17 12:49:35 +08:00
|
|
|
goto err_unregister_dp_drv;
|
2014-04-04 00:19:56 +08:00
|
|
|
#endif
|
|
|
|
|
2012-03-16 17:47:08 +08:00
|
|
|
#ifdef CONFIG_DRM_EXYNOS_HDMI
|
|
|
|
ret = platform_driver_register(&mixer_driver);
|
|
|
|
if (ret < 0)
|
2014-05-09 13:25:20 +08:00
|
|
|
goto err_unregister_dsi_drv;
|
|
|
|
ret = platform_driver_register(&hdmi_driver);
|
2012-03-21 09:55:26 +08:00
|
|
|
if (ret < 0)
|
2014-04-17 12:49:35 +08:00
|
|
|
goto err_unregister_mixer_drv;
|
2012-03-21 09:55:26 +08:00
|
|
|
#endif
|
|
|
|
|
2012-05-17 19:06:32 +08:00
|
|
|
#ifdef CONFIG_DRM_EXYNOS_G2D
|
|
|
|
ret = platform_driver_register(&g2d_driver);
|
|
|
|
if (ret < 0)
|
2014-05-09 13:25:20 +08:00
|
|
|
goto err_unregister_hdmi_drv;
|
2012-05-17 19:06:32 +08:00
|
|
|
#endif
|
|
|
|
|
2012-12-14 16:58:55 +08:00
|
|
|
#ifdef CONFIG_DRM_EXYNOS_FIMC
|
|
|
|
ret = platform_driver_register(&fimc_driver);
|
|
|
|
if (ret < 0)
|
2014-04-17 12:49:35 +08:00
|
|
|
goto err_unregister_g2d_drv;
|
2012-12-14 16:58:55 +08:00
|
|
|
#endif
|
|
|
|
|
2012-12-14 16:58:56 +08:00
|
|
|
#ifdef CONFIG_DRM_EXYNOS_ROTATOR
|
|
|
|
ret = platform_driver_register(&rotator_driver);
|
|
|
|
if (ret < 0)
|
2014-04-17 12:49:35 +08:00
|
|
|
goto err_unregister_fimc_drv;
|
2012-12-14 16:58:56 +08:00
|
|
|
#endif
|
|
|
|
|
2012-12-14 16:58:57 +08:00
|
|
|
#ifdef CONFIG_DRM_EXYNOS_GSC
|
|
|
|
ret = platform_driver_register(&gsc_driver);
|
|
|
|
if (ret < 0)
|
2014-04-17 12:49:35 +08:00
|
|
|
goto err_unregister_rotator_drv;
|
2012-12-14 16:58:57 +08:00
|
|
|
#endif
|
|
|
|
|
drm/exynos: add ipp subsystem
This patch adds Image Post Processing(IPP) support for exynos drm driver.
IPP supports image scaler/rotator and input/output DMA operations
using IPP subsystem framework to control FIMC, Rotator and GSC hardware
and supports some user interfaces for user side.
And each IPP-based drivers support Memory to Memory operations
with various converting. And in case of FIMC hardware, it also supports
Writeback and Display output operations through local path.
Features:
- Memory to Memory operation support.
- Various pixel formats support.
- Image scaling support.
- Color Space Conversion support.
- Image crop operation support.
- Rotate operation support to 90, 180 or 270 degree.
- Flip operation support to vertical, horizontal or both.
- Writeback operation support to display blended image of FIMD fifo on screen
A summary to IPP Subsystem operations:
First of all, user should get property capabilities from IPP subsystem
and set these properties to hardware registers for desired operations.
The properties could be pixel format, position, rotation degree and
flip operation.
And next, user should set source and destination buffer data using
DRM_EXYNOS_IPP_QUEUE_BUF ioctl command with gem handles to source and
destinition buffers.
And next, user can control user-desired hardware with desired operations
such as play, stop, pause and resume controls.
And finally, user can aware of dma operation completion and also get
destination buffer that it contains user-desried result through dequeue
command.
IOCTL commands:
- DRM_EXYNOS_IPP_GET_PROPERTY
. get ipp driver capabilitis and id.
- DRM_EXYNOS_IPP_SET_PROPERTY
. set format, position, rotation, flip to source and destination buffers
- DRM_EXYNOS_IPP_QUEUE_BUF
. enqueue/dequeue buffer and make event list.
- DRM_EXYNOS_IPP_CMD_CTRL
. play/stop/pause/resume control.
Event:
- DRM_EXYNOS_IPP_EVENT
. a event to notify dma operation completion to user side.
Basic control flow:
Open -> Get properties -> User choose desired IPP sub driver(FIMC, Rotator
or GSCALER) -> Set Property -> Create gem handle -> Enqueue to source and
destination buffers -> Command control(Play) -> Event is notified to User
-> User gets destinition buffer complated -> (Enqueue to source and
destination buffers -> Event is notified to User) * N -> Queue/Dequeue to
source and destination buffers -> Command control(Stop) -> Free gem handle
-> Close
Changelog v1 ~ v5:
- added comments, code fixups and cleanups.
Signed-off-by: Eunchul Kim <chulspro.kim@samsung.com>
Signed-off-by: Jinyoung Jeon <jy0.jeon@samsung.com>
Signed-off-by: Inki Dae <inki.dae@samsung.com>
Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
2012-12-14 17:10:31 +08:00
|
|
|
#ifdef CONFIG_DRM_EXYNOS_IPP
|
|
|
|
ret = platform_driver_register(&ipp_driver);
|
|
|
|
if (ret < 0)
|
2014-04-17 12:49:35 +08:00
|
|
|
goto err_unregister_gsc_drv;
|
2013-04-23 13:02:53 +08:00
|
|
|
|
|
|
|
ret = exynos_platform_device_ipp_register();
|
|
|
|
if (ret < 0)
|
2014-04-17 12:49:35 +08:00
|
|
|
goto err_unregister_ipp_drv;
|
drm/exynos: add ipp subsystem
This patch adds Image Post Processing(IPP) support for exynos drm driver.
IPP supports image scaler/rotator and input/output DMA operations
using IPP subsystem framework to control FIMC, Rotator and GSC hardware
and supports some user interfaces for user side.
And each IPP-based drivers support Memory to Memory operations
with various converting. And in case of FIMC hardware, it also supports
Writeback and Display output operations through local path.
Features:
- Memory to Memory operation support.
- Various pixel formats support.
- Image scaling support.
- Color Space Conversion support.
- Image crop operation support.
- Rotate operation support to 90, 180 or 270 degree.
- Flip operation support to vertical, horizontal or both.
- Writeback operation support to display blended image of FIMD fifo on screen
A summary to IPP Subsystem operations:
First of all, user should get property capabilities from IPP subsystem
and set these properties to hardware registers for desired operations.
The properties could be pixel format, position, rotation degree and
flip operation.
And next, user should set source and destination buffer data using
DRM_EXYNOS_IPP_QUEUE_BUF ioctl command with gem handles to source and
destinition buffers.
And next, user can control user-desired hardware with desired operations
such as play, stop, pause and resume controls.
And finally, user can aware of dma operation completion and also get
destination buffer that it contains user-desried result through dequeue
command.
IOCTL commands:
- DRM_EXYNOS_IPP_GET_PROPERTY
. get ipp driver capabilitis and id.
- DRM_EXYNOS_IPP_SET_PROPERTY
. set format, position, rotation, flip to source and destination buffers
- DRM_EXYNOS_IPP_QUEUE_BUF
. enqueue/dequeue buffer and make event list.
- DRM_EXYNOS_IPP_CMD_CTRL
. play/stop/pause/resume control.
Event:
- DRM_EXYNOS_IPP_EVENT
. a event to notify dma operation completion to user side.
Basic control flow:
Open -> Get properties -> User choose desired IPP sub driver(FIMC, Rotator
or GSCALER) -> Set Property -> Create gem handle -> Enqueue to source and
destination buffers -> Command control(Play) -> Event is notified to User
-> User gets destinition buffer complated -> (Enqueue to source and
destination buffers -> Event is notified to User) * N -> Queue/Dequeue to
source and destination buffers -> Command control(Stop) -> Free gem handle
-> Close
Changelog v1 ~ v5:
- added comments, code fixups and cleanups.
Signed-off-by: Eunchul Kim <chulspro.kim@samsung.com>
Signed-off-by: Jinyoung Jeon <jy0.jeon@samsung.com>
Signed-off-by: Inki Dae <inki.dae@samsung.com>
Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
2012-12-14 17:10:31 +08:00
|
|
|
#endif
|
|
|
|
|
2014-05-09 13:25:20 +08:00
|
|
|
ret = component_master_add(&pdev->dev, &exynos_drm_ops);
|
2012-03-16 17:47:08 +08:00
|
|
|
if (ret < 0)
|
2014-05-09 13:25:20 +08:00
|
|
|
DRM_DEBUG_KMS("re-tried by last sub driver probed later.\n");
|
2012-03-16 17:47:08 +08:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
drm/exynos: add ipp subsystem
This patch adds Image Post Processing(IPP) support for exynos drm driver.
IPP supports image scaler/rotator and input/output DMA operations
using IPP subsystem framework to control FIMC, Rotator and GSC hardware
and supports some user interfaces for user side.
And each IPP-based drivers support Memory to Memory operations
with various converting. And in case of FIMC hardware, it also supports
Writeback and Display output operations through local path.
Features:
- Memory to Memory operation support.
- Various pixel formats support.
- Image scaling support.
- Color Space Conversion support.
- Image crop operation support.
- Rotate operation support to 90, 180 or 270 degree.
- Flip operation support to vertical, horizontal or both.
- Writeback operation support to display blended image of FIMD fifo on screen
A summary to IPP Subsystem operations:
First of all, user should get property capabilities from IPP subsystem
and set these properties to hardware registers for desired operations.
The properties could be pixel format, position, rotation degree and
flip operation.
And next, user should set source and destination buffer data using
DRM_EXYNOS_IPP_QUEUE_BUF ioctl command with gem handles to source and
destinition buffers.
And next, user can control user-desired hardware with desired operations
such as play, stop, pause and resume controls.
And finally, user can aware of dma operation completion and also get
destination buffer that it contains user-desried result through dequeue
command.
IOCTL commands:
- DRM_EXYNOS_IPP_GET_PROPERTY
. get ipp driver capabilitis and id.
- DRM_EXYNOS_IPP_SET_PROPERTY
. set format, position, rotation, flip to source and destination buffers
- DRM_EXYNOS_IPP_QUEUE_BUF
. enqueue/dequeue buffer and make event list.
- DRM_EXYNOS_IPP_CMD_CTRL
. play/stop/pause/resume control.
Event:
- DRM_EXYNOS_IPP_EVENT
. a event to notify dma operation completion to user side.
Basic control flow:
Open -> Get properties -> User choose desired IPP sub driver(FIMC, Rotator
or GSCALER) -> Set Property -> Create gem handle -> Enqueue to source and
destination buffers -> Command control(Play) -> Event is notified to User
-> User gets destinition buffer complated -> (Enqueue to source and
destination buffers -> Event is notified to User) * N -> Queue/Dequeue to
source and destination buffers -> Command control(Stop) -> Free gem handle
-> Close
Changelog v1 ~ v5:
- added comments, code fixups and cleanups.
Signed-off-by: Eunchul Kim <chulspro.kim@samsung.com>
Signed-off-by: Jinyoung Jeon <jy0.jeon@samsung.com>
Signed-off-by: Inki Dae <inki.dae@samsung.com>
Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
2012-12-14 17:10:31 +08:00
|
|
|
#ifdef CONFIG_DRM_EXYNOS_IPP
|
2014-04-17 12:49:35 +08:00
|
|
|
err_unregister_ipp_drv:
|
drm/exynos: add ipp subsystem
This patch adds Image Post Processing(IPP) support for exynos drm driver.
IPP supports image scaler/rotator and input/output DMA operations
using IPP subsystem framework to control FIMC, Rotator and GSC hardware
and supports some user interfaces for user side.
And each IPP-based drivers support Memory to Memory operations
with various converting. And in case of FIMC hardware, it also supports
Writeback and Display output operations through local path.
Features:
- Memory to Memory operation support.
- Various pixel formats support.
- Image scaling support.
- Color Space Conversion support.
- Image crop operation support.
- Rotate operation support to 90, 180 or 270 degree.
- Flip operation support to vertical, horizontal or both.
- Writeback operation support to display blended image of FIMD fifo on screen
A summary to IPP Subsystem operations:
First of all, user should get property capabilities from IPP subsystem
and set these properties to hardware registers for desired operations.
The properties could be pixel format, position, rotation degree and
flip operation.
And next, user should set source and destination buffer data using
DRM_EXYNOS_IPP_QUEUE_BUF ioctl command with gem handles to source and
destinition buffers.
And next, user can control user-desired hardware with desired operations
such as play, stop, pause and resume controls.
And finally, user can aware of dma operation completion and also get
destination buffer that it contains user-desried result through dequeue
command.
IOCTL commands:
- DRM_EXYNOS_IPP_GET_PROPERTY
. get ipp driver capabilitis and id.
- DRM_EXYNOS_IPP_SET_PROPERTY
. set format, position, rotation, flip to source and destination buffers
- DRM_EXYNOS_IPP_QUEUE_BUF
. enqueue/dequeue buffer and make event list.
- DRM_EXYNOS_IPP_CMD_CTRL
. play/stop/pause/resume control.
Event:
- DRM_EXYNOS_IPP_EVENT
. a event to notify dma operation completion to user side.
Basic control flow:
Open -> Get properties -> User choose desired IPP sub driver(FIMC, Rotator
or GSCALER) -> Set Property -> Create gem handle -> Enqueue to source and
destination buffers -> Command control(Play) -> Event is notified to User
-> User gets destinition buffer complated -> (Enqueue to source and
destination buffers -> Event is notified to User) * N -> Queue/Dequeue to
source and destination buffers -> Command control(Stop) -> Free gem handle
-> Close
Changelog v1 ~ v5:
- added comments, code fixups and cleanups.
Signed-off-by: Eunchul Kim <chulspro.kim@samsung.com>
Signed-off-by: Jinyoung Jeon <jy0.jeon@samsung.com>
Signed-off-by: Inki Dae <inki.dae@samsung.com>
Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
2012-12-14 17:10:31 +08:00
|
|
|
platform_driver_unregister(&ipp_driver);
|
2014-04-17 12:49:35 +08:00
|
|
|
err_unregister_gsc_drv:
|
drm/exynos: add ipp subsystem
This patch adds Image Post Processing(IPP) support for exynos drm driver.
IPP supports image scaler/rotator and input/output DMA operations
using IPP subsystem framework to control FIMC, Rotator and GSC hardware
and supports some user interfaces for user side.
And each IPP-based drivers support Memory to Memory operations
with various converting. And in case of FIMC hardware, it also supports
Writeback and Display output operations through local path.
Features:
- Memory to Memory operation support.
- Various pixel formats support.
- Image scaling support.
- Color Space Conversion support.
- Image crop operation support.
- Rotate operation support to 90, 180 or 270 degree.
- Flip operation support to vertical, horizontal or both.
- Writeback operation support to display blended image of FIMD fifo on screen
A summary to IPP Subsystem operations:
First of all, user should get property capabilities from IPP subsystem
and set these properties to hardware registers for desired operations.
The properties could be pixel format, position, rotation degree and
flip operation.
And next, user should set source and destination buffer data using
DRM_EXYNOS_IPP_QUEUE_BUF ioctl command with gem handles to source and
destinition buffers.
And next, user can control user-desired hardware with desired operations
such as play, stop, pause and resume controls.
And finally, user can aware of dma operation completion and also get
destination buffer that it contains user-desried result through dequeue
command.
IOCTL commands:
- DRM_EXYNOS_IPP_GET_PROPERTY
. get ipp driver capabilitis and id.
- DRM_EXYNOS_IPP_SET_PROPERTY
. set format, position, rotation, flip to source and destination buffers
- DRM_EXYNOS_IPP_QUEUE_BUF
. enqueue/dequeue buffer and make event list.
- DRM_EXYNOS_IPP_CMD_CTRL
. play/stop/pause/resume control.
Event:
- DRM_EXYNOS_IPP_EVENT
. a event to notify dma operation completion to user side.
Basic control flow:
Open -> Get properties -> User choose desired IPP sub driver(FIMC, Rotator
or GSCALER) -> Set Property -> Create gem handle -> Enqueue to source and
destination buffers -> Command control(Play) -> Event is notified to User
-> User gets destinition buffer complated -> (Enqueue to source and
destination buffers -> Event is notified to User) * N -> Queue/Dequeue to
source and destination buffers -> Command control(Stop) -> Free gem handle
-> Close
Changelog v1 ~ v5:
- added comments, code fixups and cleanups.
Signed-off-by: Eunchul Kim <chulspro.kim@samsung.com>
Signed-off-by: Jinyoung Jeon <jy0.jeon@samsung.com>
Signed-off-by: Inki Dae <inki.dae@samsung.com>
Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
2012-12-14 17:10:31 +08:00
|
|
|
#endif
|
|
|
|
|
2012-12-14 16:58:57 +08:00
|
|
|
#ifdef CONFIG_DRM_EXYNOS_GSC
|
|
|
|
platform_driver_unregister(&gsc_driver);
|
2014-04-17 12:49:35 +08:00
|
|
|
err_unregister_rotator_drv:
|
2012-12-14 16:58:57 +08:00
|
|
|
#endif
|
|
|
|
|
2012-12-14 16:58:56 +08:00
|
|
|
#ifdef CONFIG_DRM_EXYNOS_ROTATOR
|
|
|
|
platform_driver_unregister(&rotator_driver);
|
2014-04-17 12:49:35 +08:00
|
|
|
err_unregister_fimc_drv:
|
2012-12-14 16:58:56 +08:00
|
|
|
#endif
|
|
|
|
|
2012-12-14 16:58:55 +08:00
|
|
|
#ifdef CONFIG_DRM_EXYNOS_FIMC
|
|
|
|
platform_driver_unregister(&fimc_driver);
|
2014-04-17 12:49:35 +08:00
|
|
|
err_unregister_g2d_drv:
|
2012-12-14 16:58:55 +08:00
|
|
|
#endif
|
|
|
|
|
2012-05-17 19:06:32 +08:00
|
|
|
#ifdef CONFIG_DRM_EXYNOS_G2D
|
|
|
|
platform_driver_unregister(&g2d_driver);
|
2014-05-09 13:25:20 +08:00
|
|
|
err_unregister_hdmi_drv:
|
2012-03-21 09:55:26 +08:00
|
|
|
#endif
|
|
|
|
|
2012-03-16 17:47:08 +08:00
|
|
|
#ifdef CONFIG_DRM_EXYNOS_HDMI
|
|
|
|
platform_driver_unregister(&hdmi_driver);
|
2014-05-09 13:25:20 +08:00
|
|
|
err_unregister_mixer_drv:
|
|
|
|
platform_driver_unregister(&mixer_driver);
|
2014-04-17 12:49:35 +08:00
|
|
|
err_unregister_dsi_drv:
|
2014-01-31 05:19:23 +08:00
|
|
|
#endif
|
2014-03-17 18:27:17 +08:00
|
|
|
|
2014-04-04 00:19:56 +08:00
|
|
|
#ifdef CONFIG_DRM_EXYNOS_DSI
|
|
|
|
platform_driver_unregister(&dsi_driver);
|
2014-04-17 12:49:35 +08:00
|
|
|
err_unregister_dp_drv:
|
2014-04-04 00:19:56 +08:00
|
|
|
#endif
|
|
|
|
|
2014-01-31 05:19:23 +08:00
|
|
|
#ifdef CONFIG_DRM_EXYNOS_DP
|
|
|
|
platform_driver_unregister(&dp_driver);
|
2014-05-09 13:25:20 +08:00
|
|
|
err_unregister_fimd_drv:
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#ifdef CONFIG_DRM_EXYNOS_FIMD
|
|
|
|
platform_driver_unregister(&fimd_driver);
|
2012-03-16 17:47:08 +08:00
|
|
|
#endif
|
|
|
|
return ret;
|
2011-10-04 18:19:01 +08:00
|
|
|
}
|
|
|
|
|
2014-05-09 13:25:20 +08:00
|
|
|
static int exynos_drm_platform_remove(struct platform_device *pdev)
|
2011-10-04 18:19:01 +08:00
|
|
|
{
|
drm/exynos: add ipp subsystem
This patch adds Image Post Processing(IPP) support for exynos drm driver.
IPP supports image scaler/rotator and input/output DMA operations
using IPP subsystem framework to control FIMC, Rotator and GSC hardware
and supports some user interfaces for user side.
And each IPP-based drivers support Memory to Memory operations
with various converting. And in case of FIMC hardware, it also supports
Writeback and Display output operations through local path.
Features:
- Memory to Memory operation support.
- Various pixel formats support.
- Image scaling support.
- Color Space Conversion support.
- Image crop operation support.
- Rotate operation support to 90, 180 or 270 degree.
- Flip operation support to vertical, horizontal or both.
- Writeback operation support to display blended image of FIMD fifo on screen
A summary to IPP Subsystem operations:
First of all, user should get property capabilities from IPP subsystem
and set these properties to hardware registers for desired operations.
The properties could be pixel format, position, rotation degree and
flip operation.
And next, user should set source and destination buffer data using
DRM_EXYNOS_IPP_QUEUE_BUF ioctl command with gem handles to source and
destinition buffers.
And next, user can control user-desired hardware with desired operations
such as play, stop, pause and resume controls.
And finally, user can aware of dma operation completion and also get
destination buffer that it contains user-desried result through dequeue
command.
IOCTL commands:
- DRM_EXYNOS_IPP_GET_PROPERTY
. get ipp driver capabilitis and id.
- DRM_EXYNOS_IPP_SET_PROPERTY
. set format, position, rotation, flip to source and destination buffers
- DRM_EXYNOS_IPP_QUEUE_BUF
. enqueue/dequeue buffer and make event list.
- DRM_EXYNOS_IPP_CMD_CTRL
. play/stop/pause/resume control.
Event:
- DRM_EXYNOS_IPP_EVENT
. a event to notify dma operation completion to user side.
Basic control flow:
Open -> Get properties -> User choose desired IPP sub driver(FIMC, Rotator
or GSCALER) -> Set Property -> Create gem handle -> Enqueue to source and
destination buffers -> Command control(Play) -> Event is notified to User
-> User gets destinition buffer complated -> (Enqueue to source and
destination buffers -> Event is notified to User) * N -> Queue/Dequeue to
source and destination buffers -> Command control(Stop) -> Free gem handle
-> Close
Changelog v1 ~ v5:
- added comments, code fixups and cleanups.
Signed-off-by: Eunchul Kim <chulspro.kim@samsung.com>
Signed-off-by: Jinyoung Jeon <jy0.jeon@samsung.com>
Signed-off-by: Inki Dae <inki.dae@samsung.com>
Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
2012-12-14 17:10:31 +08:00
|
|
|
#ifdef CONFIG_DRM_EXYNOS_IPP
|
2013-04-23 13:02:53 +08:00
|
|
|
exynos_platform_device_ipp_unregister();
|
drm/exynos: add ipp subsystem
This patch adds Image Post Processing(IPP) support for exynos drm driver.
IPP supports image scaler/rotator and input/output DMA operations
using IPP subsystem framework to control FIMC, Rotator and GSC hardware
and supports some user interfaces for user side.
And each IPP-based drivers support Memory to Memory operations
with various converting. And in case of FIMC hardware, it also supports
Writeback and Display output operations through local path.
Features:
- Memory to Memory operation support.
- Various pixel formats support.
- Image scaling support.
- Color Space Conversion support.
- Image crop operation support.
- Rotate operation support to 90, 180 or 270 degree.
- Flip operation support to vertical, horizontal or both.
- Writeback operation support to display blended image of FIMD fifo on screen
A summary to IPP Subsystem operations:
First of all, user should get property capabilities from IPP subsystem
and set these properties to hardware registers for desired operations.
The properties could be pixel format, position, rotation degree and
flip operation.
And next, user should set source and destination buffer data using
DRM_EXYNOS_IPP_QUEUE_BUF ioctl command with gem handles to source and
destinition buffers.
And next, user can control user-desired hardware with desired operations
such as play, stop, pause and resume controls.
And finally, user can aware of dma operation completion and also get
destination buffer that it contains user-desried result through dequeue
command.
IOCTL commands:
- DRM_EXYNOS_IPP_GET_PROPERTY
. get ipp driver capabilitis and id.
- DRM_EXYNOS_IPP_SET_PROPERTY
. set format, position, rotation, flip to source and destination buffers
- DRM_EXYNOS_IPP_QUEUE_BUF
. enqueue/dequeue buffer and make event list.
- DRM_EXYNOS_IPP_CMD_CTRL
. play/stop/pause/resume control.
Event:
- DRM_EXYNOS_IPP_EVENT
. a event to notify dma operation completion to user side.
Basic control flow:
Open -> Get properties -> User choose desired IPP sub driver(FIMC, Rotator
or GSCALER) -> Set Property -> Create gem handle -> Enqueue to source and
destination buffers -> Command control(Play) -> Event is notified to User
-> User gets destinition buffer complated -> (Enqueue to source and
destination buffers -> Event is notified to User) * N -> Queue/Dequeue to
source and destination buffers -> Command control(Stop) -> Free gem handle
-> Close
Changelog v1 ~ v5:
- added comments, code fixups and cleanups.
Signed-off-by: Eunchul Kim <chulspro.kim@samsung.com>
Signed-off-by: Jinyoung Jeon <jy0.jeon@samsung.com>
Signed-off-by: Inki Dae <inki.dae@samsung.com>
Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
2012-12-14 17:10:31 +08:00
|
|
|
platform_driver_unregister(&ipp_driver);
|
|
|
|
#endif
|
|
|
|
|
2012-12-14 16:58:57 +08:00
|
|
|
#ifdef CONFIG_DRM_EXYNOS_GSC
|
|
|
|
platform_driver_unregister(&gsc_driver);
|
|
|
|
#endif
|
|
|
|
|
2012-12-14 16:58:56 +08:00
|
|
|
#ifdef CONFIG_DRM_EXYNOS_ROTATOR
|
|
|
|
platform_driver_unregister(&rotator_driver);
|
|
|
|
#endif
|
|
|
|
|
2012-12-14 16:58:55 +08:00
|
|
|
#ifdef CONFIG_DRM_EXYNOS_FIMC
|
|
|
|
platform_driver_unregister(&fimc_driver);
|
|
|
|
#endif
|
|
|
|
|
2012-05-17 19:06:32 +08:00
|
|
|
#ifdef CONFIG_DRM_EXYNOS_G2D
|
|
|
|
platform_driver_unregister(&g2d_driver);
|
|
|
|
#endif
|
|
|
|
|
2012-03-16 17:47:08 +08:00
|
|
|
#ifdef CONFIG_DRM_EXYNOS_HDMI
|
|
|
|
platform_driver_unregister(&mixer_driver);
|
|
|
|
platform_driver_unregister(&hdmi_driver);
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#ifdef CONFIG_DRM_EXYNOS_FIMD
|
|
|
|
platform_driver_unregister(&fimd_driver);
|
|
|
|
#endif
|
2014-01-31 05:19:23 +08:00
|
|
|
|
2014-04-04 00:19:56 +08:00
|
|
|
#ifdef CONFIG_DRM_EXYNOS_DSI
|
|
|
|
platform_driver_unregister(&dsi_driver);
|
|
|
|
#endif
|
|
|
|
|
2014-01-31 05:19:23 +08:00
|
|
|
#ifdef CONFIG_DRM_EXYNOS_DP
|
|
|
|
platform_driver_unregister(&dp_driver);
|
|
|
|
#endif
|
2014-05-09 13:25:20 +08:00
|
|
|
component_master_del(&pdev->dev, &exynos_drm_ops);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct platform_driver exynos_drm_platform_driver = {
|
|
|
|
.probe = exynos_drm_platform_probe,
|
|
|
|
.remove = exynos_drm_platform_remove,
|
|
|
|
.driver = {
|
|
|
|
.owner = THIS_MODULE,
|
|
|
|
.name = "exynos-drm",
|
|
|
|
.pm = &exynos_drm_pm_ops,
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
|
|
|
static int exynos_drm_init(void)
|
|
|
|
{
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
exynos_drm_pdev = platform_device_register_simple("exynos-drm", -1,
|
|
|
|
NULL, 0);
|
|
|
|
if (IS_ERR(exynos_drm_pdev))
|
|
|
|
return PTR_ERR(exynos_drm_pdev);
|
|
|
|
|
|
|
|
#ifdef CONFIG_DRM_EXYNOS_VIDI
|
|
|
|
ret = exynos_drm_probe_vidi();
|
|
|
|
if (ret < 0)
|
|
|
|
goto err_unregister_pd;
|
|
|
|
#endif
|
|
|
|
|
|
|
|
ret = platform_driver_register(&exynos_drm_platform_driver);
|
|
|
|
if (ret)
|
|
|
|
goto err_remove_vidi;
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
err_remove_vidi:
|
|
|
|
#ifdef CONFIG_DRM_EXYNOS_VIDI
|
|
|
|
exynos_drm_remove_vidi();
|
2014-06-17 19:38:07 +08:00
|
|
|
|
|
|
|
err_unregister_pd:
|
2014-05-09 13:25:20 +08:00
|
|
|
#endif
|
2014-06-17 19:38:07 +08:00
|
|
|
platform_device_unregister(exynos_drm_pdev);
|
2014-05-09 13:25:20 +08:00
|
|
|
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void exynos_drm_exit(void)
|
|
|
|
{
|
2014-06-17 19:38:07 +08:00
|
|
|
platform_driver_unregister(&exynos_drm_platform_driver);
|
2014-05-09 13:25:20 +08:00
|
|
|
#ifdef CONFIG_DRM_EXYNOS_VIDI
|
|
|
|
exynos_drm_remove_vidi();
|
|
|
|
#endif
|
|
|
|
platform_device_unregister(exynos_drm_pdev);
|
2011-10-04 18:19:01 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
module_init(exynos_drm_init);
|
|
|
|
module_exit(exynos_drm_exit);
|
|
|
|
|
|
|
|
MODULE_AUTHOR("Inki Dae <inki.dae@samsung.com>");
|
|
|
|
MODULE_AUTHOR("Joonyoung Shim <jy0922.shim@samsung.com>");
|
|
|
|
MODULE_AUTHOR("Seung-Woo Kim <sw0312.kim@samsung.com>");
|
|
|
|
MODULE_DESCRIPTION("Samsung SoC DRM Driver");
|
|
|
|
MODULE_LICENSE("GPL");
|