License cleanup: add SPDX GPL-2.0 license identifier to files with no license
Many source files in the tree are missing licensing information, which
makes it harder for compliance tools to determine the correct license.
By default all files without license information are under the default
license of the kernel, which is GPL version 2.
Update the files which contain no license information with the 'GPL-2.0'
SPDX license identifier. The SPDX identifier is a legally binding
shorthand, which can be used instead of the full boiler plate text.
This patch is based on work done by Thomas Gleixner and Kate Stewart and
Philippe Ombredanne.
How this work was done:
Patches were generated and checked against linux-4.14-rc6 for a subset of
the use cases:
- file had no licensing information it it.
- file was a */uapi/* one with no licensing information in it,
- file was a */uapi/* one with existing licensing information,
Further patches will be generated in subsequent months to fix up cases
where non-standard license headers were used, and references to license
had to be inferred by heuristics based on keywords.
The analysis to determine which SPDX License Identifier to be applied to
a file was done in a spreadsheet of side by side results from of the
output of two independent scanners (ScanCode & Windriver) producing SPDX
tag:value files created by Philippe Ombredanne. Philippe prepared the
base worksheet, and did an initial spot review of a few 1000 files.
The 4.13 kernel was the starting point of the analysis with 60,537 files
assessed. Kate Stewart did a file by file comparison of the scanner
results in the spreadsheet to determine which SPDX license identifier(s)
to be applied to the file. She confirmed any determination that was not
immediately clear with lawyers working with the Linux Foundation.
Criteria used to select files for SPDX license identifier tagging was:
- Files considered eligible had to be source code files.
- Make and config files were included as candidates if they contained >5
lines of source
- File already had some variant of a license header in it (even if <5
lines).
All documentation files were explicitly excluded.
The following heuristics were used to determine which SPDX license
identifiers to apply.
- when both scanners couldn't find any license traces, file was
considered to have no license information in it, and the top level
COPYING file license applied.
For non */uapi/* files that summary was:
SPDX license identifier # files
---------------------------------------------------|-------
GPL-2.0 11139
and resulted in the first patch in this series.
If that file was a */uapi/* path one, it was "GPL-2.0 WITH
Linux-syscall-note" otherwise it was "GPL-2.0". Results of that was:
SPDX license identifier # files
---------------------------------------------------|-------
GPL-2.0 WITH Linux-syscall-note 930
and resulted in the second patch in this series.
- if a file had some form of licensing information in it, and was one
of the */uapi/* ones, it was denoted with the Linux-syscall-note if
any GPL family license was found in the file or had no licensing in
it (per prior point). Results summary:
SPDX license identifier # files
---------------------------------------------------|------
GPL-2.0 WITH Linux-syscall-note 270
GPL-2.0+ WITH Linux-syscall-note 169
((GPL-2.0 WITH Linux-syscall-note) OR BSD-2-Clause) 21
((GPL-2.0 WITH Linux-syscall-note) OR BSD-3-Clause) 17
LGPL-2.1+ WITH Linux-syscall-note 15
GPL-1.0+ WITH Linux-syscall-note 14
((GPL-2.0+ WITH Linux-syscall-note) OR BSD-3-Clause) 5
LGPL-2.0+ WITH Linux-syscall-note 4
LGPL-2.1 WITH Linux-syscall-note 3
((GPL-2.0 WITH Linux-syscall-note) OR MIT) 3
((GPL-2.0 WITH Linux-syscall-note) AND MIT) 1
and that resulted in the third patch in this series.
- when the two scanners agreed on the detected license(s), that became
the concluded license(s).
- when there was disagreement between the two scanners (one detected a
license but the other didn't, or they both detected different
licenses) a manual inspection of the file occurred.
- In most cases a manual inspection of the information in the file
resulted in a clear resolution of the license that should apply (and
which scanner probably needed to revisit its heuristics).
- When it was not immediately clear, the license identifier was
confirmed with lawyers working with the Linux Foundation.
- If there was any question as to the appropriate license identifier,
the file was flagged for further research and to be revisited later
in time.
In total, over 70 hours of logged manual review was done on the
spreadsheet to determine the SPDX license identifiers to apply to the
source files by Kate, Philippe, Thomas and, in some cases, confirmation
by lawyers working with the Linux Foundation.
Kate also obtained a third independent scan of the 4.13 code base from
FOSSology, and compared selected files where the other two scanners
disagreed against that SPDX file, to see if there was new insights. The
Windriver scanner is based on an older version of FOSSology in part, so
they are related.
Thomas did random spot checks in about 500 files from the spreadsheets
for the uapi headers and agreed with SPDX license identifier in the
files he inspected. For the non-uapi files Thomas did random spot checks
in about 15000 files.
In initial set of patches against 4.14-rc6, 3 files were found to have
copy/paste license identifier errors, and have been fixed to reflect the
correct identifier.
Additionally Philippe spent 10 hours this week doing a detailed manual
inspection and review of the 12,461 patched files from the initial patch
version early this week with:
- a full scancode scan run, collecting the matched texts, detected
license ids and scores
- reviewing anything where there was a license detected (about 500+
files) to ensure that the applied SPDX license was correct
- reviewing anything where there was no detection but the patch license
was not GPL-2.0 WITH Linux-syscall-note to ensure that the applied
SPDX license was correct
This produced a worksheet with 20 files needing minor correction. This
worksheet was then exported into 3 different .csv files for the
different types of files to be modified.
These .csv files were then reviewed by Greg. Thomas wrote a script to
parse the csv files and add the proper SPDX tag to the file, in the
format that the file expected. This script was further refined by Greg
based on the output to detect more types of files automatically and to
distinguish between header and source .c files (which need different
comment types.) Finally Greg ran the script using the .csv files to
generate the patches.
Reviewed-by: Kate Stewart <kstewart@linuxfoundation.org>
Reviewed-by: Philippe Ombredanne <pombredanne@nexb.com>
Reviewed-by: Thomas Gleixner <tglx@linutronix.de>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
2017-11-01 22:07:57 +08:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0 */
|
2005-07-14 15:30:27 +08:00
|
|
|
/*
|
|
|
|
|
* MT regs definitions, follows on from mipsregs.h
|
|
|
|
|
* Copyright (C) 2004 - 2005 MIPS Technologies, Inc. All rights reserved.
|
|
|
|
|
* Elizabeth Clarke et. al.
|
|
|
|
|
*
|
|
|
|
|
*/
|
|
|
|
|
#ifndef _ASM_MIPSMTREGS_H
|
|
|
|
|
#define _ASM_MIPSMTREGS_H
|
|
|
|
|
|
2005-08-18 01:44:08 +08:00
|
|
|
#include <asm/mipsregs.h>
|
2005-07-14 15:30:27 +08:00
|
|
|
#include <asm/war.h>
|
|
|
|
|
|
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* C macros
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#define read_c0_mvpcontrol() __read_32bit_c0_register($0, 1)
|
|
|
|
|
#define write_c0_mvpcontrol(val) __write_32bit_c0_register($0, 1, val)
|
|
|
|
|
|
|
|
|
|
#define read_c0_mvpconf0() __read_32bit_c0_register($0, 2)
|
|
|
|
|
#define read_c0_mvpconf1() __read_32bit_c0_register($0, 3)
|
|
|
|
|
|
|
|
|
|
#define read_c0_vpecontrol() __read_32bit_c0_register($1, 1)
|
|
|
|
|
#define write_c0_vpecontrol(val) __write_32bit_c0_register($1, 1, val)
|
|
|
|
|
|
|
|
|
|
#define read_c0_vpeconf0() __read_32bit_c0_register($1, 2)
|
|
|
|
|
#define write_c0_vpeconf0(val) __write_32bit_c0_register($1, 2, val)
|
|
|
|
|
|
2012-04-09 23:58:39 +08:00
|
|
|
#define read_c0_vpeconf1() __read_32bit_c0_register($1, 3)
|
|
|
|
|
#define write_c0_vpeconf1(val) __write_32bit_c0_register($1, 3, val)
|
|
|
|
|
|
2005-07-14 15:30:27 +08:00
|
|
|
#define read_c0_tcstatus() __read_32bit_c0_register($2, 1)
|
|
|
|
|
#define write_c0_tcstatus(val) __write_32bit_c0_register($2, 1, val)
|
|
|
|
|
|
|
|
|
|
#define read_c0_tcbind() __read_32bit_c0_register($2, 2)
|
|
|
|
|
|
2014-03-17 00:21:34 +08:00
|
|
|
#define write_c0_tchalt(val) __write_32bit_c0_register($2, 4, val)
|
|
|
|
|
|
2005-07-14 15:30:27 +08:00
|
|
|
#define read_c0_tccontext() __read_32bit_c0_register($2, 5)
|
|
|
|
|
#define write_c0_tccontext(val) __write_32bit_c0_register($2, 5, val)
|
|
|
|
|
|
|
|
|
|
#else /* Assembly */
|
|
|
|
|
/*
|
|
|
|
|
* Macros for use in assembly language code
|
|
|
|
|
*/
|
|
|
|
|
|
2007-10-12 06:46:15 +08:00
|
|
|
#define CP0_MVPCONTROL $0, 1
|
|
|
|
|
#define CP0_MVPCONF0 $0, 2
|
|
|
|
|
#define CP0_MVPCONF1 $0, 3
|
|
|
|
|
#define CP0_VPECONTROL $1, 1
|
|
|
|
|
#define CP0_VPECONF0 $1, 2
|
|
|
|
|
#define CP0_VPECONF1 $1, 3
|
|
|
|
|
#define CP0_YQMASK $1, 4
|
2012-07-07 05:56:00 +08:00
|
|
|
#define CP0_VPESCHEDULE $1, 5
|
2007-10-12 06:46:15 +08:00
|
|
|
#define CP0_VPESCHEFBK $1, 6
|
|
|
|
|
#define CP0_TCSTATUS $2, 1
|
|
|
|
|
#define CP0_TCBIND $2, 2
|
|
|
|
|
#define CP0_TCRESTART $2, 3
|
|
|
|
|
#define CP0_TCHALT $2, 4
|
|
|
|
|
#define CP0_TCCONTEXT $2, 5
|
|
|
|
|
#define CP0_TCSCHEDULE $2, 6
|
|
|
|
|
#define CP0_TCSCHEFBK $2, 7
|
|
|
|
|
#define CP0_SRSCONF0 $6, 1
|
|
|
|
|
#define CP0_SRSCONF1 $6, 2
|
|
|
|
|
#define CP0_SRSCONF2 $6, 3
|
|
|
|
|
#define CP0_SRSCONF3 $6, 4
|
|
|
|
|
#define CP0_SRSCONF4 $6, 5
|
2005-07-14 15:30:27 +08:00
|
|
|
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/* MVPControl fields */
|
|
|
|
|
#define MVPCONTROL_EVP (_ULCAST_(1))
|
|
|
|
|
|
|
|
|
|
#define MVPCONTROL_VPC_SHIFT 1
|
|
|
|
|
#define MVPCONTROL_VPC (_ULCAST_(1) << MVPCONTROL_VPC_SHIFT)
|
|
|
|
|
|
|
|
|
|
#define MVPCONTROL_STLB_SHIFT 2
|
|
|
|
|
#define MVPCONTROL_STLB (_ULCAST_(1) << MVPCONTROL_STLB_SHIFT)
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* MVPConf0 fields */
|
|
|
|
|
#define MVPCONF0_PTC_SHIFT 0
|
|
|
|
|
#define MVPCONF0_PTC ( _ULCAST_(0xff))
|
|
|
|
|
#define MVPCONF0_PVPE_SHIFT 10
|
|
|
|
|
#define MVPCONF0_PVPE ( _ULCAST_(0xf) << MVPCONF0_PVPE_SHIFT)
|
|
|
|
|
#define MVPCONF0_TCA_SHIFT 15
|
|
|
|
|
#define MVPCONF0_TCA ( _ULCAST_(1) << MVPCONF0_TCA_SHIFT)
|
|
|
|
|
#define MVPCONF0_PTLBE_SHIFT 16
|
|
|
|
|
#define MVPCONF0_PTLBE (_ULCAST_(0x3ff) << MVPCONF0_PTLBE_SHIFT)
|
|
|
|
|
#define MVPCONF0_TLBS_SHIFT 29
|
|
|
|
|
#define MVPCONF0_TLBS (_ULCAST_(1) << MVPCONF0_TLBS_SHIFT)
|
|
|
|
|
#define MVPCONF0_M_SHIFT 31
|
|
|
|
|
#define MVPCONF0_M (_ULCAST_(0x1) << MVPCONF0_M_SHIFT)
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* config3 fields */
|
|
|
|
|
#define CONFIG3_MT_SHIFT 2
|
|
|
|
|
#define CONFIG3_MT (_ULCAST_(1) << CONFIG3_MT_SHIFT)
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* VPEControl fields (per VPE) */
|
|
|
|
|
#define VPECONTROL_TARGTC (_ULCAST_(0xff))
|
|
|
|
|
|
|
|
|
|
#define VPECONTROL_TE_SHIFT 15
|
|
|
|
|
#define VPECONTROL_TE (_ULCAST_(1) << VPECONTROL_TE_SHIFT)
|
|
|
|
|
#define VPECONTROL_EXCPT_SHIFT 16
|
|
|
|
|
#define VPECONTROL_EXCPT (_ULCAST_(0x7) << VPECONTROL_EXCPT_SHIFT)
|
|
|
|
|
|
|
|
|
|
/* Thread Exception Codes for EXCPT field */
|
|
|
|
|
#define THREX_TU 0
|
|
|
|
|
#define THREX_TO 1
|
|
|
|
|
#define THREX_IYQ 2
|
|
|
|
|
#define THREX_GSX 3
|
|
|
|
|
#define THREX_YSCH 4
|
|
|
|
|
#define THREX_GSSCH 5
|
|
|
|
|
|
|
|
|
|
#define VPECONTROL_GSI_SHIFT 20
|
|
|
|
|
#define VPECONTROL_GSI (_ULCAST_(1) << VPECONTROL_GSI_SHIFT)
|
|
|
|
|
#define VPECONTROL_YSI_SHIFT 21
|
|
|
|
|
#define VPECONTROL_YSI (_ULCAST_(1) << VPECONTROL_YSI_SHIFT)
|
|
|
|
|
|
|
|
|
|
/* VPEConf0 fields (per VPE) */
|
|
|
|
|
#define VPECONF0_VPA_SHIFT 0
|
|
|
|
|
#define VPECONF0_VPA (_ULCAST_(1) << VPECONF0_VPA_SHIFT)
|
|
|
|
|
#define VPECONF0_MVP_SHIFT 1
|
|
|
|
|
#define VPECONF0_MVP (_ULCAST_(1) << VPECONF0_MVP_SHIFT)
|
|
|
|
|
#define VPECONF0_XTC_SHIFT 21
|
|
|
|
|
#define VPECONF0_XTC (_ULCAST_(0xff) << VPECONF0_XTC_SHIFT)
|
|
|
|
|
|
2012-04-09 23:58:39 +08:00
|
|
|
/* VPEConf1 fields (per VPE) */
|
|
|
|
|
#define VPECONF1_NCP1_SHIFT 0
|
|
|
|
|
#define VPECONF1_NCP1 (_ULCAST_(0xff) << VPECONF1_NCP1_SHIFT)
|
|
|
|
|
#define VPECONF1_NCP2_SHIFT 10
|
|
|
|
|
#define VPECONF1_NCP2 (_ULCAST_(0xff) << VPECONF1_NCP2_SHIFT)
|
|
|
|
|
#define VPECONF1_NCX_SHIFT 20
|
|
|
|
|
#define VPECONF1_NCX (_ULCAST_(0xff) << VPECONF1_NCX_SHIFT)
|
|
|
|
|
|
2005-07-14 15:30:27 +08:00
|
|
|
/* TCStatus fields (per TC) */
|
|
|
|
|
#define TCSTATUS_TASID (_ULCAST_(0xff))
|
|
|
|
|
#define TCSTATUS_IXMT_SHIFT 10
|
|
|
|
|
#define TCSTATUS_IXMT (_ULCAST_(1) << TCSTATUS_IXMT_SHIFT)
|
|
|
|
|
#define TCSTATUS_TKSU_SHIFT 11
|
|
|
|
|
#define TCSTATUS_TKSU (_ULCAST_(3) << TCSTATUS_TKSU_SHIFT)
|
|
|
|
|
#define TCSTATUS_A_SHIFT 13
|
|
|
|
|
#define TCSTATUS_A (_ULCAST_(1) << TCSTATUS_A_SHIFT)
|
|
|
|
|
#define TCSTATUS_DA_SHIFT 15
|
|
|
|
|
#define TCSTATUS_DA (_ULCAST_(1) << TCSTATUS_DA_SHIFT)
|
|
|
|
|
#define TCSTATUS_DT_SHIFT 20
|
|
|
|
|
#define TCSTATUS_DT (_ULCAST_(1) << TCSTATUS_DT_SHIFT)
|
|
|
|
|
#define TCSTATUS_TDS_SHIFT 21
|
|
|
|
|
#define TCSTATUS_TDS (_ULCAST_(1) << TCSTATUS_TDS_SHIFT)
|
|
|
|
|
#define TCSTATUS_TSST_SHIFT 22
|
|
|
|
|
#define TCSTATUS_TSST (_ULCAST_(1) << TCSTATUS_TSST_SHIFT)
|
|
|
|
|
#define TCSTATUS_RNST_SHIFT 23
|
|
|
|
|
#define TCSTATUS_RNST (_ULCAST_(3) << TCSTATUS_RNST_SHIFT)
|
|
|
|
|
/* Codes for RNST */
|
|
|
|
|
#define TC_RUNNING 0
|
|
|
|
|
#define TC_WAITING 1
|
|
|
|
|
#define TC_YIELDING 2
|
|
|
|
|
#define TC_GATED 3
|
|
|
|
|
|
|
|
|
|
#define TCSTATUS_TMX_SHIFT 27
|
|
|
|
|
#define TCSTATUS_TMX (_ULCAST_(1) << TCSTATUS_TMX_SHIFT)
|
|
|
|
|
/* TCStatus TCU bits can use same definitions/offsets as CU bits in Status */
|
|
|
|
|
|
|
|
|
|
/* TCBind */
|
|
|
|
|
#define TCBIND_CURVPE_SHIFT 0
|
|
|
|
|
#define TCBIND_CURVPE (_ULCAST_(0xf))
|
|
|
|
|
|
|
|
|
|
#define TCBIND_CURTC_SHIFT 21
|
|
|
|
|
|
|
|
|
|
#define TCBIND_CURTC (_ULCAST_(0xff) << TCBIND_CURTC_SHIFT)
|
|
|
|
|
|
|
|
|
|
/* TCHalt */
|
|
|
|
|
#define TCHALT_H (_ULCAST_(1))
|
|
|
|
|
|
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
|
|
2014-03-27 18:57:01 +08:00
|
|
|
static inline unsigned core_nvpes(void)
|
|
|
|
|
{
|
|
|
|
|
unsigned conf0;
|
|
|
|
|
|
|
|
|
|
if (!cpu_has_mipsmt)
|
|
|
|
|
return 1;
|
|
|
|
|
|
|
|
|
|
conf0 = read_c0_mvpconf0();
|
|
|
|
|
return ((conf0 & MVPCONF0_PVPE) >> MVPCONF0_PVPE_SHIFT) + 1;
|
|
|
|
|
}
|
|
|
|
|
|
2005-07-14 15:30:27 +08:00
|
|
|
static inline unsigned int dvpe(void)
|
|
|
|
|
{
|
|
|
|
|
int res = 0;
|
|
|
|
|
|
|
|
|
|
__asm__ __volatile__(
|
|
|
|
|
" .set push \n"
|
|
|
|
|
" .set noreorder \n"
|
|
|
|
|
" .set noat \n"
|
|
|
|
|
" .set mips32r2 \n"
|
|
|
|
|
" .word 0x41610001 # dvpe $1 \n"
|
2005-07-14 15:34:18 +08:00
|
|
|
" move %0, $1 \n"
|
2005-07-14 15:30:27 +08:00
|
|
|
" ehb \n"
|
|
|
|
|
" .set pop \n"
|
|
|
|
|
: "=r" (res));
|
|
|
|
|
|
|
|
|
|
instruction_hazard();
|
|
|
|
|
|
|
|
|
|
return res;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline void __raw_evpe(void)
|
|
|
|
|
{
|
|
|
|
|
__asm__ __volatile__(
|
|
|
|
|
" .set push \n"
|
|
|
|
|
" .set noreorder \n"
|
|
|
|
|
" .set noat \n"
|
|
|
|
|
" .set mips32r2 \n"
|
|
|
|
|
" .word 0x41600021 # evpe \n"
|
|
|
|
|
" ehb \n"
|
|
|
|
|
" .set pop \n");
|
|
|
|
|
}
|
|
|
|
|
|
2008-04-29 00:14:26 +08:00
|
|
|
/* Enable virtual processor execution if previous suggested it should be.
|
|
|
|
|
EVPE_ENABLE to force */
|
2005-07-14 15:30:27 +08:00
|
|
|
|
|
|
|
|
#define EVPE_ENABLE MVPCONTROL_EVP
|
|
|
|
|
|
|
|
|
|
static inline void evpe(int previous)
|
|
|
|
|
{
|
|
|
|
|
if ((previous & MVPCONTROL_EVP))
|
|
|
|
|
__raw_evpe();
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline unsigned int dmt(void)
|
|
|
|
|
{
|
|
|
|
|
int res;
|
|
|
|
|
|
|
|
|
|
__asm__ __volatile__(
|
2005-07-14 15:34:18 +08:00
|
|
|
" .set push \n"
|
2005-07-14 15:30:27 +08:00
|
|
|
" .set mips32r2 \n"
|
2005-07-14 15:34:18 +08:00
|
|
|
" .set noat \n"
|
|
|
|
|
" .word 0x41610BC1 # dmt $1 \n"
|
2005-07-14 15:30:27 +08:00
|
|
|
" ehb \n"
|
2005-07-14 15:34:18 +08:00
|
|
|
" move %0, $1 \n"
|
|
|
|
|
" .set pop \n"
|
2005-07-14 15:30:27 +08:00
|
|
|
: "=r" (res));
|
|
|
|
|
|
|
|
|
|
instruction_hazard();
|
|
|
|
|
|
|
|
|
|
return res;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline void __raw_emt(void)
|
|
|
|
|
{
|
|
|
|
|
__asm__ __volatile__(
|
|
|
|
|
" .set noreorder \n"
|
|
|
|
|
" .set mips32r2 \n"
|
2006-04-05 16:45:45 +08:00
|
|
|
" .word 0x41600be1 # emt \n"
|
2005-07-14 15:30:27 +08:00
|
|
|
" ehb \n"
|
|
|
|
|
" .set mips0 \n"
|
|
|
|
|
" .set reorder");
|
|
|
|
|
}
|
|
|
|
|
|
2008-04-29 00:14:26 +08:00
|
|
|
/* enable multi-threaded execution if previous suggested it should be.
|
|
|
|
|
EMT_ENABLE to force */
|
2005-07-14 15:30:27 +08:00
|
|
|
|
|
|
|
|
#define EMT_ENABLE VPECONTROL_TE
|
|
|
|
|
|
|
|
|
|
static inline void emt(int previous)
|
|
|
|
|
{
|
|
|
|
|
if ((previous & EMT_ENABLE))
|
|
|
|
|
__raw_emt();
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline void ehb(void)
|
|
|
|
|
{
|
2005-07-14 15:34:18 +08:00
|
|
|
__asm__ __volatile__(
|
|
|
|
|
" .set mips32r2 \n"
|
|
|
|
|
" ehb \n"
|
|
|
|
|
" .set mips0 \n");
|
2005-07-14 15:30:27 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
#define mftc0(rt,sel) \
|
|
|
|
|
({ \
|
2013-01-22 19:59:30 +08:00
|
|
|
unsigned long __res; \
|
2005-07-14 15:30:27 +08:00
|
|
|
\
|
|
|
|
|
__asm__ __volatile__( \
|
2005-07-14 15:34:18 +08:00
|
|
|
" .set push \n" \
|
|
|
|
|
" .set mips32r2 \n" \
|
|
|
|
|
" .set noat \n" \
|
2013-01-22 19:59:30 +08:00
|
|
|
" # mftc0 $1, $" #rt ", " #sel " \n" \
|
|
|
|
|
" .word 0x41000800 | (" #rt " << 16) | " #sel " \n" \
|
2005-07-14 15:34:18 +08:00
|
|
|
" move %0, $1 \n" \
|
|
|
|
|
" .set pop \n" \
|
|
|
|
|
: "=r" (__res)); \
|
2005-07-14 15:30:27 +08:00
|
|
|
\
|
|
|
|
|
__res; \
|
|
|
|
|
})
|
|
|
|
|
|
|
|
|
|
#define mftgpr(rt) \
|
|
|
|
|
({ \
|
|
|
|
|
unsigned long __res; \
|
|
|
|
|
\
|
|
|
|
|
__asm__ __volatile__( \
|
2005-07-14 15:34:18 +08:00
|
|
|
" .set push \n" \
|
2006-04-05 16:45:45 +08:00
|
|
|
" .set noat \n" \
|
2005-07-14 15:34:18 +08:00
|
|
|
" .set mips32r2 \n" \
|
2006-04-05 16:45:45 +08:00
|
|
|
" # mftgpr $1," #rt " \n" \
|
|
|
|
|
" .word 0x41000820 | (" #rt " << 16) \n" \
|
|
|
|
|
" move %0, $1 \n" \
|
2005-07-14 15:34:18 +08:00
|
|
|
" .set pop \n" \
|
2005-07-14 15:30:27 +08:00
|
|
|
: "=r" (__res)); \
|
|
|
|
|
\
|
|
|
|
|
__res; \
|
|
|
|
|
})
|
|
|
|
|
|
2007-10-12 06:46:15 +08:00
|
|
|
#define mftr(rt, u, sel) \
|
2005-07-14 15:30:27 +08:00
|
|
|
({ \
|
|
|
|
|
unsigned long __res; \
|
|
|
|
|
\
|
|
|
|
|
__asm__ __volatile__( \
|
2006-04-05 16:45:45 +08:00
|
|
|
" mftr %0, " #rt ", " #u ", " #sel " \n" \
|
2005-07-14 15:30:27 +08:00
|
|
|
: "=r" (__res)); \
|
|
|
|
|
\
|
|
|
|
|
__res; \
|
|
|
|
|
})
|
|
|
|
|
|
|
|
|
|
#define mttgpr(rd,v) \
|
2005-07-14 15:34:18 +08:00
|
|
|
do { \
|
2005-07-14 15:30:27 +08:00
|
|
|
__asm__ __volatile__( \
|
2005-07-14 15:34:18 +08:00
|
|
|
" .set push \n" \
|
|
|
|
|
" .set mips32r2 \n" \
|
|
|
|
|
" .set noat \n" \
|
|
|
|
|
" move $1, %0 \n" \
|
|
|
|
|
" # mttgpr $1, " #rd " \n" \
|
|
|
|
|
" .word 0x41810020 | (" #rd " << 11) \n" \
|
|
|
|
|
" .set pop \n" \
|
2005-07-14 15:30:27 +08:00
|
|
|
: : "r" (v)); \
|
2005-07-14 15:34:18 +08:00
|
|
|
} while (0)
|
2005-07-14 15:30:27 +08:00
|
|
|
|
2007-10-12 06:46:15 +08:00
|
|
|
#define mttc0(rd, sel, v) \
|
2005-07-14 15:30:27 +08:00
|
|
|
({ \
|
|
|
|
|
__asm__ __volatile__( \
|
2005-07-14 15:34:18 +08:00
|
|
|
" .set push \n" \
|
|
|
|
|
" .set mips32r2 \n" \
|
|
|
|
|
" .set noat \n" \
|
|
|
|
|
" move $1, %0 \n" \
|
|
|
|
|
" # mttc0 %0," #rd ", " #sel " \n" \
|
2013-01-22 19:59:30 +08:00
|
|
|
" .word 0x41810000 | (" #rd " << 11) | " #sel " \n" \
|
2005-07-14 15:34:18 +08:00
|
|
|
" .set pop \n" \
|
|
|
|
|
: \
|
|
|
|
|
: "r" (v)); \
|
2005-07-14 15:30:27 +08:00
|
|
|
})
|
|
|
|
|
|
|
|
|
|
|
2007-10-12 06:46:15 +08:00
|
|
|
#define mttr(rd, u, sel, v) \
|
2005-07-14 15:30:27 +08:00
|
|
|
({ \
|
|
|
|
|
__asm__ __volatile__( \
|
|
|
|
|
"mttr %0," #rd ", " #u ", " #sel \
|
|
|
|
|
: : "r" (v)); \
|
|
|
|
|
})
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#define settc(tc) \
|
|
|
|
|
do { \
|
|
|
|
|
write_c0_vpecontrol((read_c0_vpecontrol()&~VPECONTROL_TARGTC) | (tc)); \
|
|
|
|
|
ehb(); \
|
|
|
|
|
} while (0)
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* you *must* set the target tc (settc) before trying to use these */
|
2005-07-14 15:34:18 +08:00
|
|
|
#define read_vpe_c0_vpecontrol() mftc0(1, 1)
|
|
|
|
|
#define write_vpe_c0_vpecontrol(val) mttc0(1, 1, val)
|
|
|
|
|
#define read_vpe_c0_vpeconf0() mftc0(1, 2)
|
|
|
|
|
#define write_vpe_c0_vpeconf0(val) mttc0(1, 2, val)
|
2012-04-09 23:58:39 +08:00
|
|
|
#define read_vpe_c0_vpeconf1() mftc0(1, 3)
|
|
|
|
|
#define write_vpe_c0_vpeconf1(val) mttc0(1, 3, val)
|
2006-11-01 02:33:09 +08:00
|
|
|
#define read_vpe_c0_count() mftc0(9, 0)
|
|
|
|
|
#define write_vpe_c0_count(val) mttc0(9, 0, val)
|
2005-07-14 15:34:18 +08:00
|
|
|
#define read_vpe_c0_status() mftc0(12, 0)
|
|
|
|
|
#define write_vpe_c0_status(val) mttc0(12, 0, val)
|
|
|
|
|
#define read_vpe_c0_cause() mftc0(13, 0)
|
|
|
|
|
#define write_vpe_c0_cause(val) mttc0(13, 0, val)
|
|
|
|
|
#define read_vpe_c0_config() mftc0(16, 0)
|
|
|
|
|
#define write_vpe_c0_config(val) mttc0(16, 0, val)
|
|
|
|
|
#define read_vpe_c0_config1() mftc0(16, 1)
|
|
|
|
|
#define write_vpe_c0_config1(val) mttc0(16, 1, val)
|
|
|
|
|
#define read_vpe_c0_config7() mftc0(16, 7)
|
|
|
|
|
#define write_vpe_c0_config7(val) mttc0(16, 7, val)
|
2007-10-12 06:46:15 +08:00
|
|
|
#define read_vpe_c0_ebase() mftc0(15, 1)
|
2005-07-14 15:34:18 +08:00
|
|
|
#define write_vpe_c0_ebase(val) mttc0(15, 1, val)
|
|
|
|
|
#define write_vpe_c0_compare(val) mttc0(11, 0, val)
|
2006-04-05 16:45:45 +08:00
|
|
|
#define read_vpe_c0_badvaddr() mftc0(8, 0)
|
|
|
|
|
#define read_vpe_c0_epc() mftc0(14, 0)
|
|
|
|
|
#define write_vpe_c0_epc(val) mttc0(14, 0, val)
|
2005-07-14 15:30:27 +08:00
|
|
|
|
|
|
|
|
|
|
|
|
|
/* TC */
|
2005-07-14 15:34:18 +08:00
|
|
|
#define read_tc_c0_tcstatus() mftc0(2, 1)
|
2007-10-12 06:46:15 +08:00
|
|
|
#define write_tc_c0_tcstatus(val) mttc0(2, 1, val)
|
2005-07-14 15:34:18 +08:00
|
|
|
#define read_tc_c0_tcbind() mftc0(2, 2)
|
2007-10-12 06:46:15 +08:00
|
|
|
#define write_tc_c0_tcbind(val) mttc0(2, 2, val)
|
2005-07-14 15:34:18 +08:00
|
|
|
#define read_tc_c0_tcrestart() mftc0(2, 3)
|
2007-10-12 06:46:15 +08:00
|
|
|
#define write_tc_c0_tcrestart(val) mttc0(2, 3, val)
|
2005-07-14 15:34:18 +08:00
|
|
|
#define read_tc_c0_tchalt() mftc0(2, 4)
|
2007-10-12 06:46:15 +08:00
|
|
|
#define write_tc_c0_tchalt(val) mttc0(2, 4, val)
|
2005-07-14 15:34:18 +08:00
|
|
|
#define read_tc_c0_tccontext() mftc0(2, 5)
|
2007-10-12 06:46:15 +08:00
|
|
|
#define write_tc_c0_tccontext(val) mttc0(2, 5, val)
|
2005-07-14 15:30:27 +08:00
|
|
|
|
|
|
|
|
/* GPR */
|
2005-07-14 15:34:18 +08:00
|
|
|
#define read_tc_gpr_sp() mftgpr(29)
|
|
|
|
|
#define write_tc_gpr_sp(val) mttgpr(29, val)
|
|
|
|
|
#define read_tc_gpr_gp() mftgpr(28)
|
|
|
|
|
#define write_tc_gpr_gp(val) mttgpr(28, val)
|
2005-07-14 15:30:27 +08:00
|
|
|
|
2005-08-18 01:44:08 +08:00
|
|
|
__BUILD_SET_C0(mvpcontrol)
|
2005-07-14 15:30:27 +08:00
|
|
|
|
|
|
|
|
#endif /* Not __ASSEMBLY__ */
|
|
|
|
|
|
|
|
|
|
#endif
|