2012-04-27 20:24:05 +08:00
|
|
|
#
|
|
|
|
# Memory devices
|
|
|
|
#
|
|
|
|
|
|
|
|
menuconfig MEMORY
|
|
|
|
bool "Memory Controller drivers"
|
|
|
|
|
|
|
|
if MEMORY
|
|
|
|
|
2014-02-25 01:26:11 +08:00
|
|
|
config TI_AEMIF
|
|
|
|
tristate "Texas Instruments AEMIF driver"
|
|
|
|
depends on (ARCH_DAVINCI || ARCH_KEYSTONE) && OF
|
|
|
|
help
|
|
|
|
This driver is for the AEMIF module available in Texas Instruments
|
|
|
|
SoCs. AEMIF stands for Asynchronous External Memory Interface and
|
|
|
|
is intended to provide a glue-less interface to a variety of
|
|
|
|
asynchronuous memory devices like ASRAM, NOR and NAND memory. A total
|
|
|
|
of 256M bytes of any of these memories can be accessed at a given
|
|
|
|
time via four chip selects with 64M byte access per chip select.
|
|
|
|
|
2012-04-27 20:24:05 +08:00
|
|
|
config TI_EMIF
|
|
|
|
tristate "Texas Instruments EMIF driver"
|
2012-05-04 14:08:11 +08:00
|
|
|
depends on ARCH_OMAP2PLUS
|
2012-04-27 20:24:05 +08:00
|
|
|
select DDR
|
|
|
|
help
|
|
|
|
This driver is for the EMIF module available in Texas Instruments
|
|
|
|
SoCs. EMIF is an SDRAM controller that, based on its revision,
|
|
|
|
supports one or more of DDR2, DDR3, and LPDDR2 SDRAM protocols.
|
|
|
|
This driver takes care of only LPDDR2 memories presently. The
|
|
|
|
functions of the driver includes re-configuring AC timing
|
|
|
|
parameters and other settings during frequency, voltage and
|
|
|
|
temperature changes
|
|
|
|
|
2013-04-24 03:21:26 +08:00
|
|
|
config MVEBU_DEVBUS
|
|
|
|
bool "Marvell EBU Device Bus Controller"
|
|
|
|
default y
|
|
|
|
depends on PLAT_ORION && OF
|
|
|
|
help
|
|
|
|
This driver is for the Device Bus controller available in some
|
|
|
|
Marvell EBU SoCs such as Discovery (mv78xx0), Orion (88f5xxx) and
|
|
|
|
Armada 370 and Armada XP. This controller allows to handle flash
|
|
|
|
devices such as NOR, NAND, SRAM, and FPGA.
|
|
|
|
|
2012-05-10 15:42:30 +08:00
|
|
|
config TEGRA20_MC
|
2012-05-11 14:56:24 +08:00
|
|
|
bool "Tegra20 Memory Controller(MC) driver"
|
|
|
|
default y
|
2012-05-10 15:42:30 +08:00
|
|
|
depends on ARCH_TEGRA_2x_SOC
|
2012-05-11 14:56:24 +08:00
|
|
|
help
|
|
|
|
This driver is for the Memory Controller(MC) module available
|
|
|
|
in Tegra20 SoCs, mainly for a address translation fault
|
|
|
|
analysis, especially for IOMMU/GART(Graphics Address
|
|
|
|
Relocation Table) module.
|
2012-05-10 15:42:30 +08:00
|
|
|
|
2012-05-10 15:42:32 +08:00
|
|
|
config TEGRA30_MC
|
2012-05-11 14:56:25 +08:00
|
|
|
bool "Tegra30 Memory Controller(MC) driver"
|
|
|
|
default y
|
2012-05-10 15:42:32 +08:00
|
|
|
depends on ARCH_TEGRA_3x_SOC
|
2012-05-11 14:56:25 +08:00
|
|
|
help
|
|
|
|
This driver is for the Memory Controller(MC) module available
|
|
|
|
in Tegra30 SoCs, mainly for a address translation fault
|
|
|
|
analysis, especially for IOMMU/SMMU(System Memory Management
|
|
|
|
Unit) module.
|
2012-05-10 15:42:32 +08:00
|
|
|
|
2014-07-03 07:52:11 +08:00
|
|
|
config FSL_CORENET_CF
|
|
|
|
tristate "Freescale CoreNet Error Reporting"
|
|
|
|
depends on FSL_SOC_BOOKE
|
|
|
|
help
|
|
|
|
Say Y for reporting of errors from the Freescale CoreNet
|
|
|
|
Coherency Fabric. Errors reported include accesses to
|
|
|
|
physical addresses that mapped by no local access window
|
|
|
|
(LAW) or an invalid LAW, as well as bad cache state that
|
|
|
|
represents a coherency violation.
|
|
|
|
|
2014-02-20 06:46:40 +08:00
|
|
|
config FSL_IFC
|
|
|
|
bool
|
|
|
|
depends on FSL_SOC
|
|
|
|
|
2012-04-27 20:24:05 +08:00
|
|
|
endif
|