2005-04-17 06:20:36 +08:00
|
|
|
/* cpudata.h: Per-cpu parameters.
|
|
|
|
*
|
2006-02-27 15:24:22 +08:00
|
|
|
* Copyright (C) 2003, 2005, 2006 David S. Miller (davem@davemloft.net)
|
2005-04-17 06:20:36 +08:00
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef _SPARC64_CPUDATA_H
|
|
|
|
#define _SPARC64_CPUDATA_H
|
|
|
|
|
2006-02-07 15:44:37 +08:00
|
|
|
#include <asm/hypervisor.h>
|
2006-02-08 13:15:41 +08:00
|
|
|
#include <asm/asi.h>
|
2006-02-07 15:44:37 +08:00
|
|
|
|
2006-02-27 15:24:22 +08:00
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
|
2005-04-17 06:20:36 +08:00
|
|
|
#include <linux/percpu.h>
|
2006-02-27 15:24:22 +08:00
|
|
|
#include <linux/threads.h>
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
typedef struct {
|
|
|
|
/* Dcache line 1 */
|
2005-08-30 13:46:43 +08:00
|
|
|
unsigned int __softirq_pending; /* must be 1st, see rtrap.S */
|
2007-05-26 06:49:59 +08:00
|
|
|
unsigned int __pad0;
|
2005-04-17 06:20:36 +08:00
|
|
|
unsigned long clock_tick; /* %tick's per second */
|
2007-07-14 17:23:37 +08:00
|
|
|
unsigned long __pad;
|
2007-05-26 06:49:59 +08:00
|
|
|
unsigned int __pad1;
|
|
|
|
unsigned int __pad2;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2006-02-01 10:30:27 +08:00
|
|
|
/* Dcache line 2, rarely used */
|
2005-09-26 15:32:17 +08:00
|
|
|
unsigned int dcache_size;
|
|
|
|
unsigned int dcache_line_size;
|
|
|
|
unsigned int icache_size;
|
|
|
|
unsigned int icache_line_size;
|
|
|
|
unsigned int ecache_size;
|
|
|
|
unsigned int ecache_line_size;
|
2007-05-26 06:49:59 +08:00
|
|
|
int core_id;
|
2007-06-05 08:01:39 +08:00
|
|
|
int proc_id;
|
2005-04-17 06:20:36 +08:00
|
|
|
} cpuinfo_sparc;
|
|
|
|
|
|
|
|
DECLARE_PER_CPU(cpuinfo_sparc, __cpu_data);
|
|
|
|
#define cpu_data(__cpu) per_cpu(__cpu_data, (__cpu))
|
|
|
|
#define local_cpu_data() __get_cpu_var(__cpu_data)
|
|
|
|
|
2006-02-27 15:24:22 +08:00
|
|
|
/* Trap handling code needs to get at a few critical values upon
|
|
|
|
* trap entry and to process TSB misses. These cannot be in the
|
|
|
|
* per_cpu() area as we really need to lock them into the TLB and
|
|
|
|
* thus make them part of the main kernel image. As a result we
|
|
|
|
* try to make this as small as possible.
|
|
|
|
*
|
|
|
|
* This is padded out and aligned to 64-bytes to avoid false sharing
|
|
|
|
* on SMP.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/* If you modify the size of this structure, please update
|
|
|
|
* TRAP_BLOCK_SZ_SHIFT below.
|
|
|
|
*/
|
|
|
|
struct thread_info;
|
|
|
|
struct trap_per_cpu {
|
2006-02-08 18:53:50 +08:00
|
|
|
/* D-cache line 1: Basic thread information, cpu and device mondo queues */
|
2006-02-27 15:24:22 +08:00
|
|
|
struct thread_info *thread;
|
|
|
|
unsigned long pgd_paddr;
|
2006-02-08 14:53:56 +08:00
|
|
|
unsigned long cpu_mondo_pa;
|
|
|
|
unsigned long dev_mondo_pa;
|
2006-02-08 18:53:50 +08:00
|
|
|
|
|
|
|
/* D-cache line 2: Error Mondo Queue and kernel buffer pointers */
|
2006-02-08 14:53:56 +08:00
|
|
|
unsigned long resum_mondo_pa;
|
2006-02-08 18:53:50 +08:00
|
|
|
unsigned long resum_kernel_buf_pa;
|
2006-02-08 14:53:56 +08:00
|
|
|
unsigned long nonresum_mondo_pa;
|
2006-02-08 18:53:50 +08:00
|
|
|
unsigned long nonresum_kernel_buf_pa;
|
2006-02-07 15:44:37 +08:00
|
|
|
|
2006-02-09 08:41:20 +08:00
|
|
|
/* Dcache lines 3, 4, 5, and 6: Hypervisor Fault Status */
|
2006-02-07 15:44:37 +08:00
|
|
|
struct hv_fault_status fault_info;
|
2006-02-09 08:41:20 +08:00
|
|
|
|
|
|
|
/* Dcache line 7: Physical addresses of CPU send mondo block and CPU list. */
|
|
|
|
unsigned long cpu_mondo_block_pa;
|
|
|
|
unsigned long cpu_list_pa;
|
2006-03-22 16:49:59 +08:00
|
|
|
unsigned long tsb_huge;
|
|
|
|
unsigned long tsb_huge_temp;
|
2006-02-09 08:41:20 +08:00
|
|
|
|
2006-06-20 16:20:00 +08:00
|
|
|
/* Dcache line 8: IRQ work list, and keep trap_block a power-of-2 in size. */
|
2007-10-14 12:42:46 +08:00
|
|
|
unsigned long irq_worklist_pa;
|
2007-05-26 06:49:59 +08:00
|
|
|
unsigned int cpu_mondo_qmask;
|
|
|
|
unsigned int dev_mondo_qmask;
|
|
|
|
unsigned int resum_qmask;
|
|
|
|
unsigned int nonresum_qmask;
|
[SPARC64]: Initial LDOM cpu hotplug support.
Only adding cpus is supports at the moment, removal
will come next.
When new cpus are configured, the machine description is
updated. When we get the configure request we pass in a
cpu mask of to-be-added cpus to the mdesc CPU node parser
so it only fetches information for those cpus. That code
also proceeds to update the SMT/multi-core scheduling bitmaps.
cpu_up() does all the work and we return the status back
over the DS channel.
CPUs via dr-cpu need to be booted straight out of the
hypervisor, and this requires:
1) A new trampoline mechanism. CPUs are booted straight
out of the hypervisor with MMU disabled and running in
physical addresses with no mappings installed in the TLB.
The new hvtramp.S code sets up the critical cpu state,
installs the locked TLB mappings for the kernel, and
turns the MMU on. It then proceeds to follow the logic
of the existing trampoline.S SMP cpu bringup code.
2) All calls into OBP have to be disallowed when domaining
is enabled. Since cpus boot straight into the kernel from
the hypervisor, OBP has no state about that cpu and therefore
cannot handle being invoked on that cpu.
Luckily it's only a handful of interfaces which can be called
after the OBP device tree is obtained. For example, rebooting,
halting, powering-off, and setting options node variables.
CPU removal support will require some infrastructure changes
here. Namely we'll have to process the requests via a true
kernel thread instead of in a workqueue. workqueues run on
a per-cpu thread, but when unconfiguring we might need to
force the thread to execute on another cpu if the current cpu
is the one being removed. Removal of a cpu also causes the kernel
to destroy that cpu's workqueue running thread.
Another issue on removal is that we may have interrupts still
pointing to the cpu-to-be-removed. So new code will be needed
to walk the active INO list and retarget those cpus as-needed.
Signed-off-by: David S. Miller <davem@davemloft.net>
2007-07-14 07:03:42 +08:00
|
|
|
void *hdesc;
|
2006-02-27 15:24:22 +08:00
|
|
|
} __attribute__((aligned(64)));
|
|
|
|
extern struct trap_per_cpu trap_block[NR_CPUS];
|
[SPARC64]: Get SUN4V SMP working.
The sibling cpu bringup is extremely fragile. We can only
perform the most basic calls until we take over the trap
table from the firmware/hypervisor on the new cpu.
This means no accesses to %g4, %g5, %g6 since those can't be
TLB translated without our trap handlers.
In order to achieve this:
1) Change sun4v_init_mondo_queues() so that it can operate in
several modes.
It can allocate the queues, or install them in the current
processor, or both.
The boot cpu does both in it's call early on.
Later, the boot cpu allocates the sibling cpu queue, starts
the sibling cpu, then the sibling cpu loads them in.
2) init_cur_cpu_trap() is changed to take the current_thread_info()
as an argument instead of reading %g6 directly on the current
cpu.
3) Create a trampoline stack for the sibling cpus. We do our basic
kernel calls using this stack, which is locked into the kernel
image, then go to our proper thread stack after taking over the
trap table.
4) While we are in this delicate startup state, we put 0xdeadbeef
into %g4/%g5/%g6 in order to catch accidental accesses.
5) On the final prom_set_trap_table*() call, we put &init_thread_union
into %g6. This is a hack to make prom_world(0) work. All that
wants to do is restore the %asi register using
get_thread_current_ds().
Longer term we should just do the OBP calls to set the trap table by
hand just like we do for everything else. This would avoid that silly
prom_world(0) issue, then we can remove the init_thread_union hack.
Signed-off-by: David S. Miller <davem@davemloft.net>
2006-02-17 17:29:17 +08:00
|
|
|
extern void init_cur_cpu_trap(struct thread_info *);
|
2006-02-01 10:33:37 +08:00
|
|
|
extern void setup_tba(void);
|
2007-05-26 06:49:59 +08:00
|
|
|
extern int ncpus_probed;
|
|
|
|
|
|
|
|
extern unsigned long real_hard_smp_processor_id(void);
|
2006-02-27 15:24:22 +08:00
|
|
|
|
2006-02-27 15:27:19 +08:00
|
|
|
struct cpuid_patch_entry {
|
|
|
|
unsigned int addr;
|
|
|
|
unsigned int cheetah_safari[4];
|
|
|
|
unsigned int cheetah_jbus[4];
|
|
|
|
unsigned int starfire[4];
|
2006-02-05 07:40:53 +08:00
|
|
|
unsigned int sun4v[4];
|
2006-02-27 15:27:19 +08:00
|
|
|
};
|
|
|
|
extern struct cpuid_patch_entry __cpuid_patch, __cpuid_patch_end;
|
|
|
|
|
2006-02-07 16:00:16 +08:00
|
|
|
struct sun4v_1insn_patch_entry {
|
2006-02-06 13:29:28 +08:00
|
|
|
unsigned int addr;
|
|
|
|
unsigned int insn;
|
|
|
|
};
|
2006-02-07 16:00:16 +08:00
|
|
|
extern struct sun4v_1insn_patch_entry __sun4v_1insn_patch,
|
|
|
|
__sun4v_1insn_patch_end;
|
2006-02-06 14:27:28 +08:00
|
|
|
|
2006-02-07 16:00:16 +08:00
|
|
|
struct sun4v_2insn_patch_entry {
|
2006-02-06 14:27:28 +08:00
|
|
|
unsigned int addr;
|
|
|
|
unsigned int insns[2];
|
|
|
|
};
|
2006-02-07 16:00:16 +08:00
|
|
|
extern struct sun4v_2insn_patch_entry __sun4v_2insn_patch,
|
|
|
|
__sun4v_2insn_patch_end;
|
|
|
|
|
2006-02-27 15:24:22 +08:00
|
|
|
#endif /* !(__ASSEMBLY__) */
|
|
|
|
|
2006-02-08 14:53:56 +08:00
|
|
|
#define TRAP_PER_CPU_THREAD 0x00
|
|
|
|
#define TRAP_PER_CPU_PGD_PADDR 0x08
|
2006-02-08 18:53:50 +08:00
|
|
|
#define TRAP_PER_CPU_CPU_MONDO_PA 0x10
|
|
|
|
#define TRAP_PER_CPU_DEV_MONDO_PA 0x18
|
|
|
|
#define TRAP_PER_CPU_RESUM_MONDO_PA 0x20
|
|
|
|
#define TRAP_PER_CPU_RESUM_KBUF_PA 0x28
|
|
|
|
#define TRAP_PER_CPU_NONRESUM_MONDO_PA 0x30
|
|
|
|
#define TRAP_PER_CPU_NONRESUM_KBUF_PA 0x38
|
2006-02-08 14:53:56 +08:00
|
|
|
#define TRAP_PER_CPU_FAULT_INFO 0x40
|
2006-02-09 08:41:20 +08:00
|
|
|
#define TRAP_PER_CPU_CPU_MONDO_BLOCK_PA 0xc0
|
|
|
|
#define TRAP_PER_CPU_CPU_LIST_PA 0xc8
|
2006-03-22 16:49:59 +08:00
|
|
|
#define TRAP_PER_CPU_TSB_HUGE 0xd0
|
|
|
|
#define TRAP_PER_CPU_TSB_HUGE_TEMP 0xd8
|
2007-10-14 12:42:46 +08:00
|
|
|
#define TRAP_PER_CPU_IRQ_WORKLIST_PA 0xe0
|
2007-10-12 17:59:40 +08:00
|
|
|
#define TRAP_PER_CPU_CPU_MONDO_QMASK 0xe8
|
|
|
|
#define TRAP_PER_CPU_DEV_MONDO_QMASK 0xec
|
|
|
|
#define TRAP_PER_CPU_RESUM_QMASK 0xf0
|
|
|
|
#define TRAP_PER_CPU_NONRESUM_QMASK 0xf4
|
2006-02-27 15:24:22 +08:00
|
|
|
|
2006-02-09 08:41:20 +08:00
|
|
|
#define TRAP_BLOCK_SZ_SHIFT 8
|
2006-02-27 15:24:22 +08:00
|
|
|
|
2006-02-05 07:40:53 +08:00
|
|
|
#include <asm/scratchpad.h>
|
|
|
|
|
2006-02-27 15:27:19 +08:00
|
|
|
#define __GET_CPUID(REG) \
|
|
|
|
/* Spitfire implementation (default). */ \
|
|
|
|
661: ldxa [%g0] ASI_UPA_CONFIG, REG; \
|
|
|
|
srlx REG, 17, REG; \
|
|
|
|
and REG, 0x1f, REG; \
|
|
|
|
nop; \
|
|
|
|
.section .cpuid_patch, "ax"; \
|
|
|
|
/* Instruction location. */ \
|
|
|
|
.word 661b; \
|
|
|
|
/* Cheetah Safari implementation. */ \
|
|
|
|
ldxa [%g0] ASI_SAFARI_CONFIG, REG; \
|
|
|
|
srlx REG, 17, REG; \
|
|
|
|
and REG, 0x3ff, REG; \
|
|
|
|
nop; \
|
|
|
|
/* Cheetah JBUS implementation. */ \
|
|
|
|
ldxa [%g0] ASI_JBUS_CONFIG, REG; \
|
|
|
|
srlx REG, 17, REG; \
|
|
|
|
and REG, 0x1f, REG; \
|
|
|
|
nop; \
|
|
|
|
/* Starfire implementation. */ \
|
|
|
|
sethi %hi(0x1fff40000d0 >> 9), REG; \
|
|
|
|
sllx REG, 9, REG; \
|
|
|
|
or REG, 0xd0, REG; \
|
|
|
|
lduwa [REG] ASI_PHYS_BYPASS_EC_E, REG;\
|
2006-02-05 07:40:53 +08:00
|
|
|
/* sun4v implementation. */ \
|
|
|
|
mov SCRATCHPAD_CPUID, REG; \
|
|
|
|
ldxa [REG] ASI_SCRATCHPAD, REG; \
|
|
|
|
nop; \
|
2006-02-08 13:15:41 +08:00
|
|
|
nop; \
|
2006-02-27 15:27:19 +08:00
|
|
|
.previous;
|
2006-02-27 15:24:22 +08:00
|
|
|
|
2006-02-18 00:38:06 +08:00
|
|
|
#ifdef CONFIG_SMP
|
|
|
|
|
2006-02-11 07:39:51 +08:00
|
|
|
#define TRAP_LOAD_TRAP_BLOCK(DEST, TMP) \
|
2006-02-03 13:55:10 +08:00
|
|
|
__GET_CPUID(TMP) \
|
|
|
|
sethi %hi(trap_block), DEST; \
|
|
|
|
sllx TMP, TRAP_BLOCK_SZ_SHIFT, TMP; \
|
|
|
|
or DEST, %lo(trap_block), DEST; \
|
|
|
|
add DEST, TMP, DEST; \
|
2006-02-11 07:39:51 +08:00
|
|
|
|
|
|
|
/* Clobbers TMP, current address space PGD phys address into DEST. */
|
|
|
|
#define TRAP_LOAD_PGD_PHYS(DEST, TMP) \
|
|
|
|
TRAP_LOAD_TRAP_BLOCK(DEST, TMP) \
|
2006-02-03 13:55:10 +08:00
|
|
|
ldx [DEST + TRAP_PER_CPU_PGD_PADDR], DEST;
|
|
|
|
|
|
|
|
/* Clobbers TMP, loads local processor's IRQ work area into DEST. */
|
2007-10-14 12:42:46 +08:00
|
|
|
#define TRAP_LOAD_IRQ_WORK_PA(DEST, TMP) \
|
2006-06-20 16:20:00 +08:00
|
|
|
TRAP_LOAD_TRAP_BLOCK(DEST, TMP) \
|
2007-10-14 12:42:46 +08:00
|
|
|
add DEST, TRAP_PER_CPU_IRQ_WORKLIST_PA, DEST;
|
2006-02-03 13:55:10 +08:00
|
|
|
|
|
|
|
/* Clobbers TMP, loads DEST with current thread info pointer. */
|
|
|
|
#define TRAP_LOAD_THREAD_REG(DEST, TMP) \
|
2006-02-11 07:39:51 +08:00
|
|
|
TRAP_LOAD_TRAP_BLOCK(DEST, TMP) \
|
|
|
|
ldx [DEST + TRAP_PER_CPU_THREAD], DEST;
|
2006-02-03 13:55:10 +08:00
|
|
|
|
|
|
|
/* Given the current thread info pointer in THR, load the per-cpu
|
|
|
|
* area base of the current processor into DEST. REG1, REG2, and REG3 are
|
2006-02-27 15:24:22 +08:00
|
|
|
* clobbered.
|
2006-02-01 10:34:51 +08:00
|
|
|
*
|
2006-02-03 13:55:10 +08:00
|
|
|
* You absolutely cannot use DEST as a temporary in this code. The
|
2006-02-01 10:34:51 +08:00
|
|
|
* reason is that traps can happen during execution, and return from
|
2006-02-03 13:55:10 +08:00
|
|
|
* trap will load the fully resolved DEST per-cpu base. This can corrupt
|
2006-02-01 10:34:51 +08:00
|
|
|
* the calculations done by the macro mid-stream.
|
2006-02-27 15:24:22 +08:00
|
|
|
*/
|
2006-02-03 13:55:10 +08:00
|
|
|
#define LOAD_PER_CPU_BASE(DEST, THR, REG1, REG2, REG3) \
|
2007-05-26 16:14:43 +08:00
|
|
|
lduh [THR + TI_CPU], REG1; \
|
2006-02-01 10:34:51 +08:00
|
|
|
sethi %hi(__per_cpu_shift), REG3; \
|
2006-02-27 15:24:22 +08:00
|
|
|
sethi %hi(__per_cpu_base), REG2; \
|
2006-02-01 10:34:51 +08:00
|
|
|
ldx [REG3 + %lo(__per_cpu_shift)], REG3; \
|
2006-02-27 15:24:22 +08:00
|
|
|
ldx [REG2 + %lo(__per_cpu_base)], REG2; \
|
2006-02-01 10:34:51 +08:00
|
|
|
sllx REG1, REG3, REG3; \
|
2006-02-03 13:55:10 +08:00
|
|
|
add REG3, REG2, DEST;
|
2006-02-27 15:27:19 +08:00
|
|
|
|
2006-02-27 15:24:22 +08:00
|
|
|
#else
|
2006-02-27 15:27:19 +08:00
|
|
|
|
2006-02-11 07:39:51 +08:00
|
|
|
#define TRAP_LOAD_TRAP_BLOCK(DEST, TMP) \
|
|
|
|
sethi %hi(trap_block), DEST; \
|
|
|
|
or DEST, %lo(trap_block), DEST; \
|
2006-02-08 18:53:50 +08:00
|
|
|
|
2006-02-27 15:27:19 +08:00
|
|
|
/* Uniprocessor versions, we know the cpuid is zero. */
|
2006-02-03 13:55:10 +08:00
|
|
|
#define TRAP_LOAD_PGD_PHYS(DEST, TMP) \
|
2006-02-11 07:39:51 +08:00
|
|
|
TRAP_LOAD_TRAP_BLOCK(DEST, TMP) \
|
2006-02-03 13:55:10 +08:00
|
|
|
ldx [DEST + TRAP_PER_CPU_PGD_PADDR], DEST;
|
2006-02-27 15:27:19 +08:00
|
|
|
|
2006-06-20 16:20:00 +08:00
|
|
|
/* Clobbers TMP, loads local processor's IRQ work area into DEST. */
|
2007-10-14 12:42:46 +08:00
|
|
|
#define TRAP_LOAD_IRQ_WORK_PA(DEST, TMP) \
|
2006-06-20 16:20:00 +08:00
|
|
|
TRAP_LOAD_TRAP_BLOCK(DEST, TMP) \
|
2007-10-14 12:42:46 +08:00
|
|
|
add DEST, TRAP_PER_CPU_IRQ_WORKLIST_PA, DEST;
|
2006-02-27 15:27:19 +08:00
|
|
|
|
2006-02-03 13:55:10 +08:00
|
|
|
#define TRAP_LOAD_THREAD_REG(DEST, TMP) \
|
2006-02-11 07:39:51 +08:00
|
|
|
TRAP_LOAD_TRAP_BLOCK(DEST, TMP) \
|
|
|
|
ldx [DEST + TRAP_PER_CPU_THREAD], DEST;
|
2006-02-27 15:27:19 +08:00
|
|
|
|
2006-02-03 13:55:10 +08:00
|
|
|
/* No per-cpu areas on uniprocessor, so no need to load DEST. */
|
|
|
|
#define LOAD_PER_CPU_BASE(DEST, THR, REG1, REG2, REG3)
|
2006-02-27 15:27:19 +08:00
|
|
|
|
|
|
|
#endif /* !(CONFIG_SMP) */
|
2006-02-27 15:24:22 +08:00
|
|
|
|
2005-04-17 06:20:36 +08:00
|
|
|
#endif /* _SPARC64_CPUDATA_H */
|