2015-08-12 22:43:36 +08:00
|
|
|
/*
|
|
|
|
|
* Copyright © 2014 Intel Corporation
|
|
|
|
|
*
|
|
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
|
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
|
|
|
* to deal in the Software without restriction, including without limitation
|
|
|
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
|
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
|
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
|
|
|
*
|
|
|
|
|
* The above copyright notice and this permission notice (including the next
|
|
|
|
|
* paragraph) shall be included in all copies or substantial portions of the
|
|
|
|
|
* Software.
|
|
|
|
|
*
|
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
|
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
|
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
|
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
|
|
|
|
|
* IN THE SOFTWARE.
|
|
|
|
|
*
|
|
|
|
|
*/
|
|
|
|
|
#ifndef _INTEL_GUC_H_
|
|
|
|
|
#define _INTEL_GUC_H_
|
|
|
|
|
|
|
|
|
|
#include "intel_guc_fwif.h"
|
|
|
|
|
#include "i915_guc_reg.h"
|
|
|
|
|
|
2015-08-12 22:43:41 +08:00
|
|
|
struct i915_guc_client {
|
|
|
|
|
struct drm_i915_gem_object *client_obj;
|
drm/i915: Integrate GuC-based command submission
GuC-based submission is mostly the same as execlist mode, up to
intel_logical_ring_advance_and_submit(), where the context being
dispatched would be added to the execlist queue; at this point
we submit the context to the GuC backend instead.
There are, however, a few other changes also required, notably:
1. Contexts must be pinned at GGTT addresses accessible by the GuC
i.e. NOT in the range [0..WOPCM_SIZE), so we have to add the
PIN_OFFSET_BIAS flag to the relevant GGTT-pinning calls.
2. The GuC's TLB must be invalidated after a context is pinned at
a new GGTT address.
3. GuC firmware uses the one page before Ring Context as shared data.
Therefore, whenever driver wants to get base address of LRC, we
will offset one page for it. LRC_PPHWSP_PN is defined as the page
number of LRCA.
4. In the work queue used to pass requests to the GuC, the GuC
firmware requires the ring-tail-offset to be represented as an
11-bit value, expressed in QWords. Therefore, the ringbuffer
size must be reduced to the representable range (4 pages).
v2:
Defer adding #defines until needed [Chris Wilson]
Rationalise type declarations [Chris Wilson]
v4:
Squashed kerneldoc patch into here [Daniel Vetter]
v5:
Update request->tail in code common to both GuC and execlist modes.
Add a private version of lr_context_update(), as sharing the
execlist version leads to race conditions when the CPU and
the GuC both update TAIL in the context image.
Conversion of error-captured HWS page to string must account
for offset from start of object to actual HWS (LRC_PPHWSP_PN).
Issue: VIZ-4884
Signed-off-by: Alex Dai <yu.dai@intel.com>
Signed-off-by: Dave Gordon <david.s.gordon@intel.com>
Reviewed-by: Tom O'Rourke <Tom.O'Rourke@intel.com>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
2015-08-12 22:43:43 +08:00
|
|
|
struct intel_context *owner;
|
2015-08-12 22:43:41 +08:00
|
|
|
struct intel_guc *guc;
|
|
|
|
|
uint32_t priority;
|
|
|
|
|
uint32_t ctx_index;
|
|
|
|
|
|
|
|
|
|
uint32_t proc_desc_offset;
|
|
|
|
|
uint32_t doorbell_offset;
|
|
|
|
|
uint32_t cookie;
|
|
|
|
|
uint16_t doorbell_id;
|
|
|
|
|
uint16_t padding; /* Maintain alignment */
|
|
|
|
|
|
|
|
|
|
uint32_t wq_offset;
|
|
|
|
|
uint32_t wq_size;
|
|
|
|
|
|
|
|
|
|
spinlock_t wq_lock; /* Protects all data below */
|
|
|
|
|
uint32_t wq_tail;
|
|
|
|
|
|
|
|
|
|
/* GuC submission statistics & status */
|
|
|
|
|
uint64_t submissions[I915_NUM_RINGS];
|
|
|
|
|
uint32_t q_fail;
|
|
|
|
|
uint32_t b_fail;
|
|
|
|
|
int retcode;
|
|
|
|
|
};
|
|
|
|
|
|
2015-08-12 22:43:36 +08:00
|
|
|
enum intel_guc_fw_status {
|
|
|
|
|
GUC_FIRMWARE_FAIL = -1,
|
|
|
|
|
GUC_FIRMWARE_NONE = 0,
|
|
|
|
|
GUC_FIRMWARE_PENDING,
|
|
|
|
|
GUC_FIRMWARE_SUCCESS
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* This structure encapsulates all the data needed during the process
|
|
|
|
|
* of fetching, caching, and loading the firmware image into the GuC.
|
|
|
|
|
*/
|
|
|
|
|
struct intel_guc_fw {
|
|
|
|
|
struct drm_device * guc_dev;
|
|
|
|
|
const char * guc_fw_path;
|
|
|
|
|
size_t guc_fw_size;
|
|
|
|
|
struct drm_i915_gem_object * guc_fw_obj;
|
|
|
|
|
enum intel_guc_fw_status guc_fw_fetch_status;
|
|
|
|
|
enum intel_guc_fw_status guc_fw_load_status;
|
|
|
|
|
|
|
|
|
|
uint16_t guc_fw_major_wanted;
|
|
|
|
|
uint16_t guc_fw_minor_wanted;
|
|
|
|
|
uint16_t guc_fw_major_found;
|
|
|
|
|
uint16_t guc_fw_minor_found;
|
2015-10-20 07:10:54 +08:00
|
|
|
|
|
|
|
|
uint32_t header_size;
|
|
|
|
|
uint32_t header_offset;
|
|
|
|
|
uint32_t rsa_size;
|
|
|
|
|
uint32_t rsa_offset;
|
|
|
|
|
uint32_t ucode_size;
|
|
|
|
|
uint32_t ucode_offset;
|
2015-08-12 22:43:36 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
struct intel_guc {
|
|
|
|
|
struct intel_guc_fw guc_fw;
|
|
|
|
|
uint32_t log_flags;
|
2015-08-12 22:43:40 +08:00
|
|
|
struct drm_i915_gem_object *log_obj;
|
2015-08-12 22:43:39 +08:00
|
|
|
|
|
|
|
|
struct drm_i915_gem_object *ctx_pool_obj;
|
|
|
|
|
struct ida ctx_ids;
|
2015-08-12 22:43:41 +08:00
|
|
|
|
|
|
|
|
struct i915_guc_client *execbuf_client;
|
|
|
|
|
|
|
|
|
|
spinlock_t host2guc_lock; /* Protects all data below */
|
|
|
|
|
|
|
|
|
|
DECLARE_BITMAP(doorbell_bitmap, GUC_MAX_DOORBELLS);
|
|
|
|
|
uint32_t db_cacheline; /* Cyclic counter mod pagesize */
|
|
|
|
|
|
|
|
|
|
/* Action status & statistics */
|
|
|
|
|
uint64_t action_count; /* Total commands issued */
|
|
|
|
|
uint32_t action_cmd; /* Last command word */
|
|
|
|
|
uint32_t action_status; /* Last return status */
|
|
|
|
|
uint32_t action_fail; /* Total number of failures */
|
|
|
|
|
int32_t action_err; /* Last error code */
|
|
|
|
|
|
|
|
|
|
uint64_t submissions[I915_NUM_RINGS];
|
|
|
|
|
uint32_t last_seqno[I915_NUM_RINGS];
|
2015-08-12 22:43:36 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/* intel_guc_loader.c */
|
|
|
|
|
extern void intel_guc_ucode_init(struct drm_device *dev);
|
|
|
|
|
extern int intel_guc_ucode_load(struct drm_device *dev);
|
|
|
|
|
extern void intel_guc_ucode_fini(struct drm_device *dev);
|
|
|
|
|
extern const char *intel_guc_fw_status_repr(enum intel_guc_fw_status status);
|
2015-10-01 00:46:37 +08:00
|
|
|
extern int intel_guc_suspend(struct drm_device *dev);
|
|
|
|
|
extern int intel_guc_resume(struct drm_device *dev);
|
2015-08-12 22:43:36 +08:00
|
|
|
|
2015-08-12 22:43:39 +08:00
|
|
|
/* i915_guc_submission.c */
|
|
|
|
|
int i915_guc_submission_init(struct drm_device *dev);
|
2015-08-12 22:43:41 +08:00
|
|
|
int i915_guc_submission_enable(struct drm_device *dev);
|
|
|
|
|
int i915_guc_submit(struct i915_guc_client *client,
|
|
|
|
|
struct drm_i915_gem_request *rq);
|
|
|
|
|
void i915_guc_submission_disable(struct drm_device *dev);
|
2015-08-12 22:43:39 +08:00
|
|
|
void i915_guc_submission_fini(struct drm_device *dev);
|
|
|
|
|
|
2015-08-12 22:43:36 +08:00
|
|
|
#endif
|