2011-03-11 13:17:45 +08:00
|
|
|
/*
|
|
|
|
|
* OMAP3 Voltage Controller (VC) data
|
|
|
|
|
*
|
|
|
|
|
* Copyright (C) 2007, 2010 Texas Instruments, Inc.
|
|
|
|
|
* Rajendra Nayak <rnayak@ti.com>
|
|
|
|
|
* Lesly A M <x0080970@ti.com>
|
|
|
|
|
* Thara Gopinath <thara@ti.com>
|
|
|
|
|
*
|
|
|
|
|
* Copyright (C) 2008, 2011 Nokia Corporation
|
|
|
|
|
* Kalle Jokiniemi
|
|
|
|
|
* Paul Walmsley
|
|
|
|
|
*
|
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
|
*/
|
|
|
|
|
#include <linux/io.h>
|
|
|
|
|
#include <linux/err.h>
|
|
|
|
|
#include <linux/init.h>
|
|
|
|
|
|
|
|
|
|
#include <plat/common.h>
|
|
|
|
|
|
|
|
|
|
#include "prm-regbits-34xx.h"
|
|
|
|
|
#include "voltage.h"
|
|
|
|
|
|
|
|
|
|
#include "vc.h"
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* VC data common to 34xx/36xx chips
|
|
|
|
|
* XXX This stuff presumably belongs in the vc3xxx.c or vc.c file.
|
|
|
|
|
*/
|
2011-03-23 07:14:57 +08:00
|
|
|
static struct omap_vc_common omap3_vc_common = {
|
2011-03-11 13:17:45 +08:00
|
|
|
.bypass_val_reg = OMAP3_PRM_VC_BYPASS_VAL_OFFSET,
|
|
|
|
|
.data_shift = OMAP3430_DATA_SHIFT,
|
|
|
|
|
.slaveaddr_shift = OMAP3430_SLAVEADDR_SHIFT,
|
|
|
|
|
.regaddr_shift = OMAP3430_REGADDR_SHIFT,
|
|
|
|
|
.valid = OMAP3430_VALID_MASK,
|
|
|
|
|
.cmd_on_shift = OMAP3430_VC_CMD_ON_SHIFT,
|
|
|
|
|
.cmd_on_mask = OMAP3430_VC_CMD_ON_MASK,
|
|
|
|
|
.cmd_onlp_shift = OMAP3430_VC_CMD_ONLP_SHIFT,
|
|
|
|
|
.cmd_ret_shift = OMAP3430_VC_CMD_RET_SHIFT,
|
|
|
|
|
.cmd_off_shift = OMAP3430_VC_CMD_OFF_SHIFT,
|
2011-03-31 07:36:30 +08:00
|
|
|
.i2c_cfg_hsen_mask = OMAP3430_HSEN_MASK,
|
|
|
|
|
.i2c_cfg_reg = OMAP3_PRM_VC_I2C_CFG_OFFSET,
|
|
|
|
|
.i2c_mcode_mask = OMAP3430_MCODE_MASK,
|
2011-03-11 13:17:45 +08:00
|
|
|
};
|
|
|
|
|
|
2011-03-23 07:14:57 +08:00
|
|
|
struct omap_vc_channel omap3_vc_mpu = {
|
|
|
|
|
.common = &omap3_vc_common,
|
2011-07-21 07:35:46 +08:00
|
|
|
.smps_sa_reg = OMAP3_PRM_VC_SMPS_SA_OFFSET,
|
|
|
|
|
.smps_volra_reg = OMAP3_PRM_VC_SMPS_VOL_RA_OFFSET,
|
|
|
|
|
.smps_cmdra_reg = OMAP3_PRM_VC_SMPS_CMD_RA_OFFSET,
|
|
|
|
|
.cfg_channel_reg = OMAP3_PRM_VC_CH_CONF_OFFSET,
|
2011-03-11 13:17:45 +08:00
|
|
|
.cmdval_reg = OMAP3_PRM_VC_CMD_VAL_0_OFFSET,
|
|
|
|
|
.smps_sa_mask = OMAP3430_PRM_VC_SMPS_SA_SA0_MASK,
|
|
|
|
|
.smps_volra_mask = OMAP3430_VOLRA0_MASK,
|
2011-06-10 02:01:55 +08:00
|
|
|
.smps_cmdra_mask = OMAP3430_CMDRA0_MASK,
|
OMAP3+: VC: abstract out channel configuration
VC channel configuration is programmed based on settings coming from
the PMIC configuration.
Currently, the VC channel to PMIC mapping is a simple one-to-one
mapping. Whenever a VC channel parameter is configured (i2c slave
addres, PMIC register address, on/ret/off command), the corresponding
bits are enabled in the VC channel configuration register.
If necessary, the programmability of channel configuration settings
could be extended to board/PMIC files, however, because this patch
changes the channel configuration to be programmed based on existing
values from the PMIC settings, it may not be required.
Also note that starting with OMAP4, where there are more than 2
channels, one channel is identified as the "default" channel. When
any of the bits in the channel config for the other channels are zero,
it means to use the default channel. The OMAP4 TRM (at least through
NDA version Q) is wrong in describing which is the default channel.
The default channel on OMAP4 is MPU, not CORE as decribed in the TRM.
Signed-off-by: Kevin Hilman <khilman@ti.com>
2011-03-30 06:57:16 +08:00
|
|
|
.cfg_channel_sa_shift = OMAP3430_PRM_VC_SMPS_SA_SA0_SHIFT,
|
2011-03-11 13:17:45 +08:00
|
|
|
};
|
|
|
|
|
|
2011-03-23 07:14:57 +08:00
|
|
|
struct omap_vc_channel omap3_vc_core = {
|
|
|
|
|
.common = &omap3_vc_common,
|
2011-07-21 07:35:46 +08:00
|
|
|
.smps_sa_reg = OMAP3_PRM_VC_SMPS_SA_OFFSET,
|
|
|
|
|
.smps_volra_reg = OMAP3_PRM_VC_SMPS_VOL_RA_OFFSET,
|
|
|
|
|
.smps_cmdra_reg = OMAP3_PRM_VC_SMPS_CMD_RA_OFFSET,
|
|
|
|
|
.cfg_channel_reg = OMAP3_PRM_VC_CH_CONF_OFFSET,
|
2011-03-11 13:17:45 +08:00
|
|
|
.cmdval_reg = OMAP3_PRM_VC_CMD_VAL_1_OFFSET,
|
|
|
|
|
.smps_sa_mask = OMAP3430_PRM_VC_SMPS_SA_SA1_MASK,
|
|
|
|
|
.smps_volra_mask = OMAP3430_VOLRA1_MASK,
|
2011-06-10 02:01:55 +08:00
|
|
|
.smps_cmdra_mask = OMAP3430_CMDRA1_MASK,
|
OMAP3+: VC: abstract out channel configuration
VC channel configuration is programmed based on settings coming from
the PMIC configuration.
Currently, the VC channel to PMIC mapping is a simple one-to-one
mapping. Whenever a VC channel parameter is configured (i2c slave
addres, PMIC register address, on/ret/off command), the corresponding
bits are enabled in the VC channel configuration register.
If necessary, the programmability of channel configuration settings
could be extended to board/PMIC files, however, because this patch
changes the channel configuration to be programmed based on existing
values from the PMIC settings, it may not be required.
Also note that starting with OMAP4, where there are more than 2
channels, one channel is identified as the "default" channel. When
any of the bits in the channel config for the other channels are zero,
it means to use the default channel. The OMAP4 TRM (at least through
NDA version Q) is wrong in describing which is the default channel.
The default channel on OMAP4 is MPU, not CORE as decribed in the TRM.
Signed-off-by: Kevin Hilman <khilman@ti.com>
2011-03-30 06:57:16 +08:00
|
|
|
.cfg_channel_sa_shift = OMAP3430_PRM_VC_SMPS_SA_SA1_SHIFT,
|
2011-03-11 13:17:45 +08:00
|
|
|
};
|