2012-04-25 21:48:53 +08:00
|
|
|
Xilinx IIC controller:
|
|
|
|
|
|
|
|
Required properties:
|
|
|
|
- compatible : Must be "xlnx,xps-iic-2.00.a"
|
|
|
|
- reg : IIC register location and length
|
|
|
|
- interrupts : IIC controller unterrupt
|
|
|
|
- #address-cells = <1>
|
|
|
|
- #size-cells = <0>
|
2016-03-02 20:04:06 +08:00
|
|
|
- clocks: Input clock specifier. Refer to common clock bindings.
|
2012-04-25 21:48:53 +08:00
|
|
|
|
|
|
|
Optional properties:
|
|
|
|
- Child nodes conforming to i2c bus binding
|
2016-03-02 20:04:06 +08:00
|
|
|
- clock-names: Input clock name, should be 'pclk'.
|
2012-04-25 21:48:53 +08:00
|
|
|
|
|
|
|
Example:
|
|
|
|
|
|
|
|
axi_iic_0: i2c@40800000 {
|
|
|
|
compatible = "xlnx,xps-iic-2.00.a";
|
2016-03-02 20:04:06 +08:00
|
|
|
clocks = <&clkc 15>;
|
2012-04-25 21:48:53 +08:00
|
|
|
interrupts = < 1 2 >;
|
|
|
|
reg = < 0x40800000 0x10000 >;
|
|
|
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
};
|