2011-10-24 20:49:04 +08:00
|
|
|
* Samsung's S3C Real Time Clock controller
|
|
|
|
|
|
|
|
Required properties:
|
|
|
|
- compatible: should be one of the following.
|
|
|
|
* "samsung,s3c2410-rtc" - for controllers compatible with s3c2410 rtc.
|
2014-10-14 06:52:31 +08:00
|
|
|
* "samsung,s3c2416-rtc" - for controllers compatible with s3c2416 rtc.
|
|
|
|
* "samsung,s3c2443-rtc" - for controllers compatible with s3c2443 rtc.
|
2011-10-24 20:49:04 +08:00
|
|
|
* "samsung,s3c6410-rtc" - for controllers compatible with s3c6410 rtc.
|
2014-10-14 06:52:35 +08:00
|
|
|
* "samsung,exynos3250-rtc" - for controllers compatible with exynos3250 rtc.
|
2011-10-24 20:49:04 +08:00
|
|
|
- reg: physical base address of the controller and length of memory mapped
|
|
|
|
region.
|
|
|
|
- interrupts: Two interrupt numbers to the cpu should be specified. First
|
2013-01-14 14:14:56 +08:00
|
|
|
interrupt number is the rtc alarm interrupt and second interrupt number
|
2011-10-24 20:49:04 +08:00
|
|
|
is the rtc tick interrupt. The number of cells representing a interrupt
|
|
|
|
depends on the parent interrupt controller.
|
|
|
|
|
|
|
|
Example:
|
|
|
|
|
|
|
|
rtc@10070000 {
|
|
|
|
compatible = "samsung,s3c6410-rtc";
|
|
|
|
reg = <0x10070000 0x100>;
|
|
|
|
interrupts = <44 0 45 0>;
|
|
|
|
};
|