mirror of https://gitee.com/openkylin/linux.git
339 lines
11 KiB
C
339 lines
11 KiB
C
|
/*
|
||
|
|
* SDVO command definitions and structures.
|
||
|
|
*
|
||
|
|
* Copyright (c) 2008, Intel Corporation
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or modify it
|
||
|
|
* under the terms and conditions of the GNU General Public License,
|
||
|
|
* version 2, as published by the Free Software Foundation.
|
||
|
|
*
|
||
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
||
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
||
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
||
|
|
* more details.
|
||
|
|
*
|
||
|
|
* You should have received a copy of the GNU General Public License along with
|
||
|
|
* this program; if not, write to the Free Software Foundation, Inc.,
|
||
|
|
* 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
|
||
|
|
*
|
||
|
|
* Authors:
|
||
|
|
* Eric Anholt <eric@anholt.net>
|
||
|
|
*/
|
||
|
|
|
||
|
|
#define SDVO_OUTPUT_FIRST (0)
|
||
|
|
#define SDVO_OUTPUT_TMDS0 (1 << 0)
|
||
|
|
#define SDVO_OUTPUT_RGB0 (1 << 1)
|
||
|
|
#define SDVO_OUTPUT_CVBS0 (1 << 2)
|
||
|
|
#define SDVO_OUTPUT_SVID0 (1 << 3)
|
||
|
|
#define SDVO_OUTPUT_YPRPB0 (1 << 4)
|
||
|
|
#define SDVO_OUTPUT_SCART0 (1 << 5)
|
||
|
|
#define SDVO_OUTPUT_LVDS0 (1 << 6)
|
||
|
|
#define SDVO_OUTPUT_TMDS1 (1 << 8)
|
||
|
|
#define SDVO_OUTPUT_RGB1 (1 << 9)
|
||
|
|
#define SDVO_OUTPUT_CVBS1 (1 << 10)
|
||
|
|
#define SDVO_OUTPUT_SVID1 (1 << 11)
|
||
|
|
#define SDVO_OUTPUT_YPRPB1 (1 << 12)
|
||
|
|
#define SDVO_OUTPUT_SCART1 (1 << 13)
|
||
|
|
#define SDVO_OUTPUT_LVDS1 (1 << 14)
|
||
|
|
#define SDVO_OUTPUT_LAST (14)
|
||
|
|
|
||
|
|
struct psb_intel_sdvo_caps {
|
||
|
|
u8 vendor_id;
|
||
|
|
u8 device_id;
|
||
|
|
u8 device_rev_id;
|
||
|
|
u8 sdvo_version_major;
|
||
|
|
u8 sdvo_version_minor;
|
||
|
|
unsigned int sdvo_inputs_mask:2;
|
||
|
|
unsigned int smooth_scaling:1;
|
||
|
|
unsigned int sharp_scaling:1;
|
||
|
|
unsigned int up_scaling:1;
|
||
|
|
unsigned int down_scaling:1;
|
||
|
|
unsigned int stall_support:1;
|
||
|
|
unsigned int pad:1;
|
||
|
|
u16 output_flags;
|
||
|
|
} __packed;
|
||
|
|
|
||
|
|
/** This matches the EDID DTD structure, more or less */
|
||
|
|
struct psb_intel_sdvo_dtd {
|
||
|
|
struct {
|
||
|
|
u16 clock; /**< pixel clock, in 10kHz units */
|
||
|
|
u8 h_active; /**< lower 8 bits (pixels) */
|
||
|
|
u8 h_blank; /**< lower 8 bits (pixels) */
|
||
|
|
u8 h_high; /**< upper 4 bits each h_active, h_blank */
|
||
|
|
u8 v_active; /**< lower 8 bits (lines) */
|
||
|
|
u8 v_blank; /**< lower 8 bits (lines) */
|
||
|
|
u8 v_high; /**< upper 4 bits each v_active, v_blank */
|
||
|
|
} part1;
|
||
|
|
|
||
|
|
struct {
|
||
|
|
u8 h_sync_off;
|
||
|
|
/**< lower 8 bits, from hblank start */
|
||
|
|
u8 h_sync_width;/**< lower 8 bits (pixels) */
|
||
|
|
/** lower 4 bits each vsync offset, vsync width */
|
||
|
|
u8 v_sync_off_width;
|
||
|
|
/**
|
||
|
|
* 2 high bits of hsync offset, 2 high bits of hsync width,
|
||
|
|
* bits 4-5 of vsync offset, and 2 high bits of vsync width.
|
||
|
|
*/
|
||
|
|
u8 sync_off_width_high;
|
||
|
|
u8 dtd_flags;
|
||
|
|
u8 sdvo_flags;
|
||
|
|
/** bits 6-7 of vsync offset at bits 6-7 */
|
||
|
|
u8 v_sync_off_high;
|
||
|
|
u8 reserved;
|
||
|
|
} part2;
|
||
|
|
} __packed;
|
||
|
|
|
||
|
|
struct psb_intel_sdvo_pixel_clock_range {
|
||
|
|
u16 min; /**< pixel clock, in 10kHz units */
|
||
|
|
u16 max; /**< pixel clock, in 10kHz units */
|
||
|
|
} __packed;
|
||
|
|
|
||
|
|
struct psb_intel_sdvo_preferred_input_timing_args {
|
||
|
|
u16 clock;
|
||
|
|
u16 width;
|
||
|
|
u16 height;
|
||
|
|
} __packed;
|
||
|
|
|
||
|
|
/* I2C registers for SDVO */
|
||
|
|
#define SDVO_I2C_ARG_0 0x07
|
||
|
|
#define SDVO_I2C_ARG_1 0x06
|
||
|
|
#define SDVO_I2C_ARG_2 0x05
|
||
|
|
#define SDVO_I2C_ARG_3 0x04
|
||
|
|
#define SDVO_I2C_ARG_4 0x03
|
||
|
|
#define SDVO_I2C_ARG_5 0x02
|
||
|
|
#define SDVO_I2C_ARG_6 0x01
|
||
|
|
#define SDVO_I2C_ARG_7 0x00
|
||
|
|
#define SDVO_I2C_OPCODE 0x08
|
||
|
|
#define SDVO_I2C_CMD_STATUS 0x09
|
||
|
|
#define SDVO_I2C_RETURN_0 0x0a
|
||
|
|
#define SDVO_I2C_RETURN_1 0x0b
|
||
|
|
#define SDVO_I2C_RETURN_2 0x0c
|
||
|
|
#define SDVO_I2C_RETURN_3 0x0d
|
||
|
|
#define SDVO_I2C_RETURN_4 0x0e
|
||
|
|
#define SDVO_I2C_RETURN_5 0x0f
|
||
|
|
#define SDVO_I2C_RETURN_6 0x10
|
||
|
|
#define SDVO_I2C_RETURN_7 0x11
|
||
|
|
#define SDVO_I2C_VENDOR_BEGIN 0x20
|
||
|
|
|
||
|
|
/* Status results */
|
||
|
|
#define SDVO_CMD_STATUS_POWER_ON 0x0
|
||
|
|
#define SDVO_CMD_STATUS_SUCCESS 0x1
|
||
|
|
#define SDVO_CMD_STATUS_NOTSUPP 0x2
|
||
|
|
#define SDVO_CMD_STATUS_INVALID_ARG 0x3
|
||
|
|
#define SDVO_CMD_STATUS_PENDING 0x4
|
||
|
|
#define SDVO_CMD_STATUS_TARGET_NOT_SPECIFIED 0x5
|
||
|
|
#define SDVO_CMD_STATUS_SCALING_NOT_SUPP 0x6
|
||
|
|
|
||
|
|
/* SDVO commands, argument/result registers */
|
||
|
|
|
||
|
|
#define SDVO_CMD_RESET 0x01
|
||
|
|
|
||
|
|
/** Returns a struct psb_intel_sdvo_caps */
|
||
|
|
#define SDVO_CMD_GET_DEVICE_CAPS 0x02
|
||
|
|
|
||
|
|
#define SDVO_CMD_GET_FIRMWARE_REV 0x86
|
||
|
|
# define SDVO_DEVICE_FIRMWARE_MINOR SDVO_I2C_RETURN_0
|
||
|
|
# define SDVO_DEVICE_FIRMWARE_MAJOR SDVO_I2C_RETURN_1
|
||
|
|
# define SDVO_DEVICE_FIRMWARE_PATCH SDVO_I2C_RETURN_2
|
||
|
|
|
||
|
|
/**
|
||
|
|
* Reports which inputs are trained (managed to sync).
|
||
|
|
*
|
||
|
|
* Devices must have trained within 2 vsyncs of a mode change.
|
||
|
|
*/
|
||
|
|
#define SDVO_CMD_GET_TRAINED_INPUTS 0x03
|
||
|
|
struct psb_intel_sdvo_get_trained_inputs_response {
|
||
|
|
unsigned int input0_trained:1;
|
||
|
|
unsigned int input1_trained:1;
|
||
|
|
unsigned int pad:6;
|
||
|
|
} __packed;
|
||
|
|
|
||
|
|
/** Returns a struct psb_intel_sdvo_output_flags of active outputs. */
|
||
|
|
#define SDVO_CMD_GET_ACTIVE_OUTPUTS 0x04
|
||
|
|
|
||
|
|
/**
|
||
|
|
* Sets the current set of active outputs.
|
||
|
|
*
|
||
|
|
* Takes a struct psb_intel_sdvo_output_flags.
|
||
|
|
* Must be preceded by a SET_IN_OUT_MAP
|
||
|
|
* on multi-output devices.
|
||
|
|
*/
|
||
|
|
#define SDVO_CMD_SET_ACTIVE_OUTPUTS 0x05
|
||
|
|
|
||
|
|
/**
|
||
|
|
* Returns the current mapping of SDVO inputs to outputs on the device.
|
||
|
|
*
|
||
|
|
* Returns two struct psb_intel_sdvo_output_flags structures.
|
||
|
|
*/
|
||
|
|
#define SDVO_CMD_GET_IN_OUT_MAP 0x06
|
||
|
|
|
||
|
|
/**
|
||
|
|
* Sets the current mapping of SDVO inputs to outputs on the device.
|
||
|
|
*
|
||
|
|
* Takes two struct i380_sdvo_output_flags structures.
|
||
|
|
*/
|
||
|
|
#define SDVO_CMD_SET_IN_OUT_MAP 0x07
|
||
|
|
|
||
|
|
/**
|
||
|
|
* Returns a struct psb_intel_sdvo_output_flags of attached displays.
|
||
|
|
*/
|
||
|
|
#define SDVO_CMD_GET_ATTACHED_DISPLAYS 0x0b
|
||
|
|
|
||
|
|
/**
|
||
|
|
* Returns a struct psb_intel_sdvo_ouptut_flags of displays supporting hot plugging.
|
||
|
|
*/
|
||
|
|
#define SDVO_CMD_GET_HOT_PLUG_SUPPORT 0x0c
|
||
|
|
|
||
|
|
/**
|
||
|
|
* Takes a struct psb_intel_sdvo_output_flags.
|
||
|
|
*/
|
||
|
|
#define SDVO_CMD_SET_ACTIVE_HOT_PLUG 0x0d
|
||
|
|
|
||
|
|
/**
|
||
|
|
* Returns a struct psb_intel_sdvo_output_flags of displays with hot plug
|
||
|
|
* interrupts enabled.
|
||
|
|
*/
|
||
|
|
#define SDVO_CMD_GET_ACTIVE_HOT_PLUG 0x0e
|
||
|
|
|
||
|
|
#define SDVO_CMD_GET_INTERRUPT_EVENT_SOURCE 0x0f
|
||
|
|
struct psb_intel_sdvo_get_interrupt_event_source_response {
|
||
|
|
u16 interrupt_status;
|
||
|
|
unsigned int ambient_light_interrupt:1;
|
||
|
|
unsigned int pad:7;
|
||
|
|
} __packed;
|
||
|
|
|
||
|
|
/**
|
||
|
|
* Selects which input is affected by future input commands.
|
||
|
|
*
|
||
|
|
* Commands affected include SET_INPUT_TIMINGS_PART[12],
|
||
|
|
* GET_INPUT_TIMINGS_PART[12], GET_PREFERRED_INPUT_TIMINGS_PART[12],
|
||
|
|
* GET_INPUT_PIXEL_CLOCK_RANGE, and CREATE_PREFERRED_INPUT_TIMINGS.
|
||
|
|
*/
|
||
|
|
#define SDVO_CMD_SET_TARGET_INPUT 0x10
|
||
|
|
struct psb_intel_sdvo_set_target_input_args {
|
||
|
|
unsigned int target_1:1;
|
||
|
|
unsigned int pad:7;
|
||
|
|
} __packed;
|
||
|
|
|
||
|
|
/**
|
||
|
|
* Takes a struct psb_intel_sdvo_output_flags of which outputs are targeted by
|
||
|
|
* future output commands.
|
||
|
|
*
|
||
|
|
* Affected commands inclue SET_OUTPUT_TIMINGS_PART[12],
|
||
|
|
* GET_OUTPUT_TIMINGS_PART[12], and GET_OUTPUT_PIXEL_CLOCK_RANGE.
|
||
|
|
*/
|
||
|
|
#define SDVO_CMD_SET_TARGET_OUTPUT 0x11
|
||
|
|
|
||
|
|
#define SDVO_CMD_GET_INPUT_TIMINGS_PART1 0x12
|
||
|
|
#define SDVO_CMD_GET_INPUT_TIMINGS_PART2 0x13
|
||
|
|
#define SDVO_CMD_SET_INPUT_TIMINGS_PART1 0x14
|
||
|
|
#define SDVO_CMD_SET_INPUT_TIMINGS_PART2 0x15
|
||
|
|
#define SDVO_CMD_SET_OUTPUT_TIMINGS_PART1 0x16
|
||
|
|
#define SDVO_CMD_SET_OUTPUT_TIMINGS_PART2 0x17
|
||
|
|
#define SDVO_CMD_GET_OUTPUT_TIMINGS_PART1 0x18
|
||
|
|
#define SDVO_CMD_GET_OUTPUT_TIMINGS_PART2 0x19
|
||
|
|
/* Part 1 */
|
||
|
|
# define SDVO_DTD_CLOCK_LOW SDVO_I2C_ARG_0
|
||
|
|
# define SDVO_DTD_CLOCK_HIGH SDVO_I2C_ARG_1
|
||
|
|
# define SDVO_DTD_H_ACTIVE SDVO_I2C_ARG_2
|
||
|
|
# define SDVO_DTD_H_BLANK SDVO_I2C_ARG_3
|
||
|
|
# define SDVO_DTD_H_HIGH SDVO_I2C_ARG_4
|
||
|
|
# define SDVO_DTD_V_ACTIVE SDVO_I2C_ARG_5
|
||
|
|
# define SDVO_DTD_V_BLANK SDVO_I2C_ARG_6
|
||
|
|
# define SDVO_DTD_V_HIGH SDVO_I2C_ARG_7
|
||
|
|
/* Part 2 */
|
||
|
|
# define SDVO_DTD_HSYNC_OFF SDVO_I2C_ARG_0
|
||
|
|
# define SDVO_DTD_HSYNC_WIDTH SDVO_I2C_ARG_1
|
||
|
|
# define SDVO_DTD_VSYNC_OFF_WIDTH SDVO_I2C_ARG_2
|
||
|
|
# define SDVO_DTD_SYNC_OFF_WIDTH_HIGH SDVO_I2C_ARG_3
|
||
|
|
# define SDVO_DTD_DTD_FLAGS SDVO_I2C_ARG_4
|
||
|
|
# define SDVO_DTD_DTD_FLAG_INTERLACED (1 << 7)
|
||
|
|
# define SDVO_DTD_DTD_FLAG_STEREO_MASK (3 << 5)
|
||
|
|
# define SDVO_DTD_DTD_FLAG_INPUT_MASK (3 << 3)
|
||
|
|
# define SDVO_DTD_DTD_FLAG_SYNC_MASK (3 << 1)
|
||
|
|
# define SDVO_DTD_SDVO_FLAS SDVO_I2C_ARG_5
|
||
|
|
# define SDVO_DTD_SDVO_FLAG_STALL (1 << 7)
|
||
|
|
# define SDVO_DTD_SDVO_FLAG_CENTERED (0 << 6)
|
||
|
|
# define SDVO_DTD_SDVO_FLAG_UPPER_LEFT (1 << 6)
|
||
|
|
# define SDVO_DTD_SDVO_FLAG_SCALING_MASK (3 << 4)
|
||
|
|
# define SDVO_DTD_SDVO_FLAG_SCALING_NONE (0 << 4)
|
||
|
|
# define SDVO_DTD_SDVO_FLAG_SCALING_SHARP (1 << 4)
|
||
|
|
# define SDVO_DTD_SDVO_FLAG_SCALING_SMOOTH (2 << 4)
|
||
|
|
# define SDVO_DTD_VSYNC_OFF_HIGH SDVO_I2C_ARG_6
|
||
|
|
|
||
|
|
/**
|
||
|
|
* Generates a DTD based on the given width, height, and flags.
|
||
|
|
*
|
||
|
|
* This will be supported by any device supporting scaling or interlaced
|
||
|
|
* modes.
|
||
|
|
*/
|
||
|
|
#define SDVO_CMD_CREATE_PREFERRED_INPUT_TIMING 0x1a
|
||
|
|
# define SDVO_PREFERRED_INPUT_TIMING_CLOCK_LOW SDVO_I2C_ARG_0
|
||
|
|
# define SDVO_PREFERRED_INPUT_TIMING_CLOCK_HIGH SDVO_I2C_ARG_1
|
||
|
|
# define SDVO_PREFERRED_INPUT_TIMING_WIDTH_LOW SDVO_I2C_ARG_2
|
||
|
|
# define SDVO_PREFERRED_INPUT_TIMING_WIDTH_HIGH SDVO_I2C_ARG_3
|
||
|
|
# define SDVO_PREFERRED_INPUT_TIMING_HEIGHT_LOW SDVO_I2C_ARG_4
|
||
|
|
# define SDVO_PREFERRED_INPUT_TIMING_HEIGHT_HIGH SDVO_I2C_ARG_5
|
||
|
|
# define SDVO_PREFERRED_INPUT_TIMING_FLAGS SDVO_I2C_ARG_6
|
||
|
|
# define SDVO_PREFERRED_INPUT_TIMING_FLAGS_INTERLACED (1 << 0)
|
||
|
|
# define SDVO_PREFERRED_INPUT_TIMING_FLAGS_SCALED (1 << 1)
|
||
|
|
|
||
|
|
#define SDVO_CMD_GET_PREFERRED_INPUT_TIMING_PART1 0x1b
|
||
|
|
#define SDVO_CMD_GET_PREFERRED_INPUT_TIMING_PART2 0x1c
|
||
|
|
|
||
|
|
/** Returns a struct psb_intel_sdvo_pixel_clock_range */
|
||
|
|
#define SDVO_CMD_GET_INPUT_PIXEL_CLOCK_RANGE 0x1d
|
||
|
|
/** Returns a struct psb_intel_sdvo_pixel_clock_range */
|
||
|
|
#define SDVO_CMD_GET_OUTPUT_PIXEL_CLOCK_RANGE 0x1e
|
||
|
|
|
||
|
|
/** Returns a byte bitfield containing SDVO_CLOCK_RATE_MULT_* flags */
|
||
|
|
#define SDVO_CMD_GET_SUPPORTED_CLOCK_RATE_MULTS 0x1f
|
||
|
|
|
||
|
|
/** Returns a byte containing a SDVO_CLOCK_RATE_MULT_* flag */
|
||
|
|
#define SDVO_CMD_GET_CLOCK_RATE_MULT 0x20
|
||
|
|
/** Takes a byte containing a SDVO_CLOCK_RATE_MULT_* flag */
|
||
|
|
#define SDVO_CMD_SET_CLOCK_RATE_MULT 0x21
|
||
|
|
# define SDVO_CLOCK_RATE_MULT_1X (1 << 0)
|
||
|
|
# define SDVO_CLOCK_RATE_MULT_2X (1 << 1)
|
||
|
|
# define SDVO_CLOCK_RATE_MULT_4X (1 << 3)
|
||
|
|
|
||
|
|
#define SDVO_CMD_GET_SUPPORTED_TV_FORMATS 0x27
|
||
|
|
|
||
|
|
#define SDVO_CMD_GET_TV_FORMAT 0x28
|
||
|
|
|
||
|
|
#define SDVO_CMD_SET_TV_FORMAT 0x29
|
||
|
|
|
||
|
|
#define SDVO_CMD_GET_SUPPORTED_POWER_STATES 0x2a
|
||
|
|
#define SDVO_CMD_GET_ENCODER_POWER_STATE 0x2b
|
||
|
|
#define SDVO_CMD_SET_ENCODER_POWER_STATE 0x2c
|
||
|
|
# define SDVO_ENCODER_STATE_ON (1 << 0)
|
||
|
|
# define SDVO_ENCODER_STATE_STANDBY (1 << 1)
|
||
|
|
# define SDVO_ENCODER_STATE_SUSPEND (1 << 2)
|
||
|
|
# define SDVO_ENCODER_STATE_OFF (1 << 3)
|
||
|
|
|
||
|
|
#define SDVO_CMD_SET_TV_RESOLUTION_SUPPORT 0x93
|
||
|
|
|
||
|
|
#define SDVO_CMD_SET_CONTROL_BUS_SWITCH 0x7a
|
||
|
|
# define SDVO_CONTROL_BUS_PROM 0x0
|
||
|
|
# define SDVO_CONTROL_BUS_DDC1 0x1
|
||
|
|
# define SDVO_CONTROL_BUS_DDC2 0x2
|
||
|
|
# define SDVO_CONTROL_BUS_DDC3 0x3
|
||
|
|
|
||
|
|
/* SDVO Bus & SDVO Inputs wiring details*/
|
||
|
|
/* Bit 0: Is SDVOB connected to In0 (1 = yes, 0 = no*/
|
||
|
|
/* Bit 1: Is SDVOB connected to In1 (1 = yes, 0 = no*/
|
||
|
|
/* Bit 2: Is SDVOC connected to In0 (1 = yes, 0 = no*/
|
||
|
|
/* Bit 3: Is SDVOC connected to In1 (1 = yes, 0 = no*/
|
||
|
|
#define SDVOB_IN0 0x01
|
||
|
|
#define SDVOB_IN1 0x02
|
||
|
|
#define SDVOC_IN0 0x04
|
||
|
|
#define SDVOC_IN1 0x08
|
||
|
|
|
||
|
|
#define SDVO_DEVICE_NONE 0x00
|
||
|
|
#define SDVO_DEVICE_CRT 0x01
|
||
|
|
#define SDVO_DEVICE_TV 0x02
|
||
|
|
#define SDVO_DEVICE_LVDS 0x04
|
||
|
|
#define SDVO_DEVICE_TMDS 0x08
|
||
|
|
|