2019-05-27 14:55:01 +08:00
|
|
|
// SPDX-License-Identifier: GPL-2.0-or-later
|
2016-08-30 15:54:24 +08:00
|
|
|
/*
|
|
|
|
* Copyright (C) 2016 IBM Corp.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/mfd/syscon.h>
|
|
|
|
#include <linux/platform_device.h>
|
|
|
|
#include <linux/slab.h>
|
|
|
|
#include <linux/string.h>
|
|
|
|
#include "../core.h"
|
|
|
|
#include "pinctrl-aspeed.h"
|
|
|
|
|
|
|
|
int aspeed_pinctrl_get_groups_count(struct pinctrl_dev *pctldev)
|
|
|
|
{
|
|
|
|
struct aspeed_pinctrl_data *pdata = pinctrl_dev_get_drvdata(pctldev);
|
|
|
|
|
2019-06-28 10:38:37 +08:00
|
|
|
return pdata->pinmux.ngroups;
|
2016-08-30 15:54:24 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
const char *aspeed_pinctrl_get_group_name(struct pinctrl_dev *pctldev,
|
|
|
|
unsigned int group)
|
|
|
|
{
|
|
|
|
struct aspeed_pinctrl_data *pdata = pinctrl_dev_get_drvdata(pctldev);
|
|
|
|
|
2019-06-28 10:38:37 +08:00
|
|
|
return pdata->pinmux.groups[group].name;
|
2016-08-30 15:54:24 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
int aspeed_pinctrl_get_group_pins(struct pinctrl_dev *pctldev,
|
|
|
|
unsigned int group, const unsigned int **pins,
|
|
|
|
unsigned int *npins)
|
|
|
|
{
|
|
|
|
struct aspeed_pinctrl_data *pdata = pinctrl_dev_get_drvdata(pctldev);
|
|
|
|
|
2019-06-28 10:38:37 +08:00
|
|
|
*pins = &pdata->pinmux.groups[group].pins[0];
|
|
|
|
*npins = pdata->pinmux.groups[group].npins;
|
2016-08-30 15:54:24 +08:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
void aspeed_pinctrl_pin_dbg_show(struct pinctrl_dev *pctldev,
|
|
|
|
struct seq_file *s, unsigned int offset)
|
|
|
|
{
|
|
|
|
seq_printf(s, " %s", dev_name(pctldev->dev));
|
|
|
|
}
|
|
|
|
|
|
|
|
int aspeed_pinmux_get_fn_count(struct pinctrl_dev *pctldev)
|
|
|
|
{
|
|
|
|
struct aspeed_pinctrl_data *pdata = pinctrl_dev_get_drvdata(pctldev);
|
|
|
|
|
2019-06-28 10:38:37 +08:00
|
|
|
return pdata->pinmux.nfunctions;
|
2016-08-30 15:54:24 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
const char *aspeed_pinmux_get_fn_name(struct pinctrl_dev *pctldev,
|
|
|
|
unsigned int function)
|
|
|
|
{
|
|
|
|
struct aspeed_pinctrl_data *pdata = pinctrl_dev_get_drvdata(pctldev);
|
|
|
|
|
2019-06-28 10:38:37 +08:00
|
|
|
return pdata->pinmux.functions[function].name;
|
2016-08-30 15:54:24 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
int aspeed_pinmux_get_fn_groups(struct pinctrl_dev *pctldev,
|
|
|
|
unsigned int function,
|
|
|
|
const char * const **groups,
|
|
|
|
unsigned int * const num_groups)
|
|
|
|
{
|
|
|
|
struct aspeed_pinctrl_data *pdata = pinctrl_dev_get_drvdata(pctldev);
|
|
|
|
|
2019-06-28 10:38:37 +08:00
|
|
|
*groups = pdata->pinmux.functions[function].groups;
|
|
|
|
*num_groups = pdata->pinmux.functions[function].ngroups;
|
2016-08-30 15:54:24 +08:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2019-07-24 16:01:55 +08:00
|
|
|
static int aspeed_sig_expr_enable(struct aspeed_pinmux_data *ctx,
|
2019-06-28 10:38:37 +08:00
|
|
|
const struct aspeed_sig_expr *expr)
|
2016-08-30 15:54:24 +08:00
|
|
|
{
|
2016-12-20 15:35:48 +08:00
|
|
|
int ret;
|
2016-08-30 15:54:24 +08:00
|
|
|
|
2019-06-28 10:38:37 +08:00
|
|
|
ret = aspeed_sig_expr_eval(ctx, expr, true);
|
2016-12-20 15:35:48 +08:00
|
|
|
if (ret < 0)
|
|
|
|
return ret;
|
|
|
|
|
|
|
|
if (!ret)
|
2019-06-28 10:38:37 +08:00
|
|
|
return aspeed_sig_expr_set(ctx, expr, true);
|
pinctrl: aspeed: "Not enabled" is a significant mux state
Consider a scenario with one pin P that has two signals A and B, where A
is defined to be higher priority than B: That is, if the mux IP is in a
state that would consider both A and B to be active on P, then A will be
the active signal.
To instead configure B as the active signal we must configure the mux so
that A is inactive. The mux state for signals can be described by
logical operations on one or more bits from one or more registers (a
"signal expression"), which in some cases leads to aliased mux states for
a particular signal. Further, signals described by multi-bit bitfields
often do not only need to record the states that would make them active
(the "enable" expressions), but also the states that makes them inactive
(the "disable" expressions). All of this combined leads to four possible
states for a signal:
1. A signal is active with respect to an "enable" expression
2. A signal is not active with respect to an "enable" expression
3. A signal is inactive with respect to a "disable" expression
4. A signal is not inactive with respect to a "disable" expression
In the case of P, if we are looking to activate B without explicitly
having configured A it's enough to consider A inactive if all of A's
"enable" signal expressions evaluate to "not active". If any evaluate to
"active" then the corresponding "disable" states must be applied so it
becomes inactive.
For example, on the AST2400 the pins composing GPIO bank H provide
signals ROMD8 through ROMD15 (high priority) and those for UART6 (low
priority). The mux states for ROMD8 through ROMD15 are aliased, i.e.
there are two mux states that result in the respective signals being
configured:
A. SCU90[6]=1
B. Strap[4,1:0]=100
Further, the second mux state is a 3-bit bitfield that explicitly
defines the enabled state but the disabled state is implicit, i.e. if
Strap[4,1:0] is not exactly "100" then ROMD8 through ROMD15 are not
considered active. This requires the mux function evaluation logic to
use approach 2. above, however the existing code was using approach 3.
The problem was brought to light on the Palmetto machines where the
strap register value is 0x120ce416, and prevented GPIO requests in bank
H from succeeding despite the hardware being in a position to allow
them.
Fixes: 318398c09a8d ("pinctrl: Add core pinctrl support for Aspeed SoCs")
Signed-off-by: Andrew Jeffery <andrew@aj.id.au>
Reviewed-by: Joel Stanley <joel@jms.id.au>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
2016-09-27 22:50:13 +08:00
|
|
|
|
2016-12-20 15:35:48 +08:00
|
|
|
return 0;
|
2016-08-30 15:54:24 +08:00
|
|
|
}
|
|
|
|
|
2019-07-24 16:01:55 +08:00
|
|
|
static int aspeed_sig_expr_disable(struct aspeed_pinmux_data *ctx,
|
2019-06-28 10:38:37 +08:00
|
|
|
const struct aspeed_sig_expr *expr)
|
2016-08-30 15:54:24 +08:00
|
|
|
{
|
2016-12-20 15:35:48 +08:00
|
|
|
int ret;
|
|
|
|
|
2019-06-28 10:38:37 +08:00
|
|
|
ret = aspeed_sig_expr_eval(ctx, expr, true);
|
2016-12-20 15:35:48 +08:00
|
|
|
if (ret < 0)
|
|
|
|
return ret;
|
|
|
|
|
|
|
|
if (ret)
|
2019-06-28 10:38:37 +08:00
|
|
|
return aspeed_sig_expr_set(ctx, expr, false);
|
pinctrl: aspeed: "Not enabled" is a significant mux state
Consider a scenario with one pin P that has two signals A and B, where A
is defined to be higher priority than B: That is, if the mux IP is in a
state that would consider both A and B to be active on P, then A will be
the active signal.
To instead configure B as the active signal we must configure the mux so
that A is inactive. The mux state for signals can be described by
logical operations on one or more bits from one or more registers (a
"signal expression"), which in some cases leads to aliased mux states for
a particular signal. Further, signals described by multi-bit bitfields
often do not only need to record the states that would make them active
(the "enable" expressions), but also the states that makes them inactive
(the "disable" expressions). All of this combined leads to four possible
states for a signal:
1. A signal is active with respect to an "enable" expression
2. A signal is not active with respect to an "enable" expression
3. A signal is inactive with respect to a "disable" expression
4. A signal is not inactive with respect to a "disable" expression
In the case of P, if we are looking to activate B without explicitly
having configured A it's enough to consider A inactive if all of A's
"enable" signal expressions evaluate to "not active". If any evaluate to
"active" then the corresponding "disable" states must be applied so it
becomes inactive.
For example, on the AST2400 the pins composing GPIO bank H provide
signals ROMD8 through ROMD15 (high priority) and those for UART6 (low
priority). The mux states for ROMD8 through ROMD15 are aliased, i.e.
there are two mux states that result in the respective signals being
configured:
A. SCU90[6]=1
B. Strap[4,1:0]=100
Further, the second mux state is a 3-bit bitfield that explicitly
defines the enabled state but the disabled state is implicit, i.e. if
Strap[4,1:0] is not exactly "100" then ROMD8 through ROMD15 are not
considered active. This requires the mux function evaluation logic to
use approach 2. above, however the existing code was using approach 3.
The problem was brought to light on the Palmetto machines where the
strap register value is 0x120ce416, and prevented GPIO requests in bank
H from succeeding despite the hardware being in a position to allow
them.
Fixes: 318398c09a8d ("pinctrl: Add core pinctrl support for Aspeed SoCs")
Signed-off-by: Andrew Jeffery <andrew@aj.id.au>
Reviewed-by: Joel Stanley <joel@jms.id.au>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
2016-09-27 22:50:13 +08:00
|
|
|
|
2016-12-20 15:35:48 +08:00
|
|
|
return 0;
|
2016-08-30 15:54:24 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* Disable a signal on a pin by disabling all provided signal expressions.
|
|
|
|
*
|
2019-06-28 10:38:37 +08:00
|
|
|
* @ctx: The pinmux context
|
2016-08-30 15:54:24 +08:00
|
|
|
* @exprs: The list of signal expressions (from a priority level on a pin)
|
|
|
|
*
|
2016-12-20 15:35:51 +08:00
|
|
|
* Return: 0 if all expressions are disabled, otherwise a negative error code
|
2016-08-30 15:54:24 +08:00
|
|
|
*/
|
2019-07-24 16:01:55 +08:00
|
|
|
static int aspeed_disable_sig(struct aspeed_pinmux_data *ctx,
|
2019-06-28 10:38:37 +08:00
|
|
|
const struct aspeed_sig_expr **exprs)
|
2016-08-30 15:54:24 +08:00
|
|
|
{
|
2016-12-20 15:35:48 +08:00
|
|
|
int ret = 0;
|
2016-08-30 15:54:24 +08:00
|
|
|
|
|
|
|
if (!exprs)
|
|
|
|
return true;
|
|
|
|
|
2016-12-20 15:35:48 +08:00
|
|
|
while (*exprs && !ret) {
|
2019-06-28 10:38:37 +08:00
|
|
|
ret = aspeed_sig_expr_disable(ctx, *exprs);
|
2016-08-30 15:54:24 +08:00
|
|
|
exprs++;
|
|
|
|
}
|
|
|
|
|
2016-12-20 15:35:48 +08:00
|
|
|
return ret;
|
2016-08-30 15:54:24 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* Search for the signal expression needed to enable the pin's signal for the
|
|
|
|
* requested function.
|
|
|
|
*
|
|
|
|
* @exprs: List of signal expressions (haystack)
|
|
|
|
* @name: The name of the requested function (needle)
|
|
|
|
*
|
2016-12-20 15:35:51 +08:00
|
|
|
* Return: A pointer to the signal expression whose function tag matches the
|
|
|
|
* provided name, otherwise NULL.
|
2016-08-30 15:54:24 +08:00
|
|
|
*
|
|
|
|
*/
|
|
|
|
static const struct aspeed_sig_expr *aspeed_find_expr_by_name(
|
|
|
|
const struct aspeed_sig_expr **exprs, const char *name)
|
|
|
|
{
|
|
|
|
while (*exprs) {
|
|
|
|
if (strcmp((*exprs)->function, name) == 0)
|
|
|
|
return *exprs;
|
|
|
|
exprs++;
|
|
|
|
}
|
|
|
|
|
|
|
|
return NULL;
|
|
|
|
}
|
|
|
|
|
|
|
|
static char *get_defined_attribute(const struct aspeed_pin_desc *pdesc,
|
|
|
|
const char *(*get)(
|
|
|
|
const struct aspeed_sig_expr *))
|
|
|
|
{
|
|
|
|
char *found = NULL;
|
|
|
|
size_t len = 0;
|
|
|
|
const struct aspeed_sig_expr ***prios, **funcs, *expr;
|
|
|
|
|
|
|
|
prios = pdesc->prios;
|
|
|
|
|
|
|
|
while ((funcs = *prios)) {
|
|
|
|
while ((expr = *funcs)) {
|
|
|
|
const char *str = get(expr);
|
|
|
|
size_t delta = strlen(str) + 2;
|
|
|
|
char *expanded;
|
|
|
|
|
|
|
|
expanded = krealloc(found, len + delta + 1, GFP_KERNEL);
|
|
|
|
if (!expanded) {
|
|
|
|
kfree(found);
|
|
|
|
return expanded;
|
|
|
|
}
|
|
|
|
|
|
|
|
found = expanded;
|
|
|
|
found[len] = '\0';
|
|
|
|
len += delta;
|
|
|
|
|
|
|
|
strcat(found, str);
|
|
|
|
strcat(found, ", ");
|
|
|
|
|
|
|
|
funcs++;
|
|
|
|
}
|
|
|
|
prios++;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (len < 2) {
|
|
|
|
kfree(found);
|
|
|
|
return NULL;
|
|
|
|
}
|
|
|
|
|
|
|
|
found[len - 2] = '\0';
|
|
|
|
|
|
|
|
return found;
|
|
|
|
}
|
|
|
|
|
|
|
|
static const char *aspeed_sig_expr_function(const struct aspeed_sig_expr *expr)
|
|
|
|
{
|
|
|
|
return expr->function;
|
|
|
|
}
|
|
|
|
|
|
|
|
static char *get_defined_functions(const struct aspeed_pin_desc *pdesc)
|
|
|
|
{
|
|
|
|
return get_defined_attribute(pdesc, aspeed_sig_expr_function);
|
|
|
|
}
|
|
|
|
|
|
|
|
static const char *aspeed_sig_expr_signal(const struct aspeed_sig_expr *expr)
|
|
|
|
{
|
|
|
|
return expr->signal;
|
|
|
|
}
|
|
|
|
|
|
|
|
static char *get_defined_signals(const struct aspeed_pin_desc *pdesc)
|
|
|
|
{
|
|
|
|
return get_defined_attribute(pdesc, aspeed_sig_expr_signal);
|
|
|
|
}
|
|
|
|
|
|
|
|
int aspeed_pinmux_set_mux(struct pinctrl_dev *pctldev, unsigned int function,
|
|
|
|
unsigned int group)
|
|
|
|
{
|
|
|
|
int i;
|
2016-12-20 15:35:48 +08:00
|
|
|
int ret;
|
2019-07-24 16:01:55 +08:00
|
|
|
struct aspeed_pinctrl_data *pdata = pinctrl_dev_get_drvdata(pctldev);
|
2019-06-28 10:38:37 +08:00
|
|
|
const struct aspeed_pin_group *pgroup = &pdata->pinmux.groups[group];
|
2016-08-30 15:54:24 +08:00
|
|
|
const struct aspeed_pin_function *pfunc =
|
2019-06-28 10:38:37 +08:00
|
|
|
&pdata->pinmux.functions[function];
|
2016-08-30 15:54:24 +08:00
|
|
|
|
|
|
|
for (i = 0; i < pgroup->npins; i++) {
|
|
|
|
int pin = pgroup->pins[i];
|
|
|
|
const struct aspeed_pin_desc *pdesc = pdata->pins[pin].drv_data;
|
|
|
|
const struct aspeed_sig_expr *expr = NULL;
|
|
|
|
const struct aspeed_sig_expr **funcs;
|
|
|
|
const struct aspeed_sig_expr ***prios;
|
|
|
|
|
2016-12-20 15:35:48 +08:00
|
|
|
pr_debug("Muxing pin %d for %s\n", pin, pfunc->name);
|
|
|
|
|
2016-08-30 15:54:24 +08:00
|
|
|
if (!pdesc)
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
prios = pdesc->prios;
|
|
|
|
|
|
|
|
if (!prios)
|
|
|
|
continue;
|
|
|
|
|
|
|
|
/* Disable functions at a higher priority than that requested */
|
|
|
|
while ((funcs = *prios)) {
|
|
|
|
expr = aspeed_find_expr_by_name(funcs, pfunc->name);
|
|
|
|
|
|
|
|
if (expr)
|
|
|
|
break;
|
|
|
|
|
2019-06-28 10:38:37 +08:00
|
|
|
ret = aspeed_disable_sig(&pdata->pinmux, funcs);
|
2016-12-20 15:35:48 +08:00
|
|
|
if (ret)
|
|
|
|
return ret;
|
2016-08-30 15:54:24 +08:00
|
|
|
|
|
|
|
prios++;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (!expr) {
|
|
|
|
char *functions = get_defined_functions(pdesc);
|
|
|
|
char *signals = get_defined_signals(pdesc);
|
|
|
|
|
|
|
|
pr_warn("No function %s found on pin %s (%d). Found signal(s) %s for function(s) %s\n",
|
|
|
|
pfunc->name, pdesc->name, pin, signals,
|
|
|
|
functions);
|
|
|
|
kfree(signals);
|
|
|
|
kfree(functions);
|
|
|
|
|
|
|
|
return -ENXIO;
|
|
|
|
}
|
|
|
|
|
2019-06-28 10:38:37 +08:00
|
|
|
ret = aspeed_sig_expr_enable(&pdata->pinmux, expr);
|
2016-12-20 15:35:48 +08:00
|
|
|
if (ret)
|
|
|
|
return ret;
|
2016-08-30 15:54:24 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static bool aspeed_expr_is_gpio(const struct aspeed_sig_expr *expr)
|
|
|
|
{
|
|
|
|
/*
|
|
|
|
* The signal type is GPIO if the signal name has "GPIO" as a prefix.
|
|
|
|
* strncmp (rather than strcmp) is used to implement the prefix
|
|
|
|
* requirement.
|
|
|
|
*
|
|
|
|
* expr->signal might look like "GPIOT3" in the GPIO case.
|
|
|
|
*/
|
|
|
|
return strncmp(expr->signal, "GPIO", 4) == 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static bool aspeed_gpio_in_exprs(const struct aspeed_sig_expr **exprs)
|
|
|
|
{
|
|
|
|
if (!exprs)
|
|
|
|
return false;
|
|
|
|
|
|
|
|
while (*exprs) {
|
|
|
|
if (aspeed_expr_is_gpio(*exprs))
|
|
|
|
return true;
|
|
|
|
exprs++;
|
|
|
|
}
|
|
|
|
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
|
|
|
int aspeed_gpio_request_enable(struct pinctrl_dev *pctldev,
|
|
|
|
struct pinctrl_gpio_range *range,
|
|
|
|
unsigned int offset)
|
|
|
|
{
|
2016-12-20 15:35:48 +08:00
|
|
|
int ret;
|
2019-07-24 16:01:55 +08:00
|
|
|
struct aspeed_pinctrl_data *pdata = pinctrl_dev_get_drvdata(pctldev);
|
2016-08-30 15:54:24 +08:00
|
|
|
const struct aspeed_pin_desc *pdesc = pdata->pins[offset].drv_data;
|
|
|
|
const struct aspeed_sig_expr ***prios, **funcs, *expr;
|
|
|
|
|
|
|
|
if (!pdesc)
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
prios = pdesc->prios;
|
|
|
|
|
|
|
|
if (!prios)
|
|
|
|
return -ENXIO;
|
|
|
|
|
|
|
|
/* Disable any functions of higher priority than GPIO */
|
|
|
|
while ((funcs = *prios)) {
|
|
|
|
if (aspeed_gpio_in_exprs(funcs))
|
|
|
|
break;
|
|
|
|
|
2019-06-28 10:38:37 +08:00
|
|
|
ret = aspeed_disable_sig(&pdata->pinmux, funcs);
|
2016-12-20 15:35:48 +08:00
|
|
|
if (ret)
|
|
|
|
return ret;
|
2016-08-30 15:54:24 +08:00
|
|
|
|
|
|
|
prios++;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (!funcs) {
|
|
|
|
char *signals = get_defined_signals(pdesc);
|
|
|
|
|
|
|
|
pr_warn("No GPIO signal type found on pin %s (%d). Found: %s\n",
|
|
|
|
pdesc->name, offset, signals);
|
|
|
|
kfree(signals);
|
|
|
|
|
|
|
|
return -ENXIO;
|
|
|
|
}
|
|
|
|
|
|
|
|
expr = *funcs;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Disabling all higher-priority expressions is enough to enable the
|
|
|
|
* lowest-priority signal type. As such it has no associated
|
|
|
|
* expression.
|
|
|
|
*/
|
|
|
|
if (!expr)
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* If GPIO is not the lowest priority signal type, assume there is only
|
|
|
|
* one expression defined to enable the GPIO function
|
|
|
|
*/
|
2019-06-28 10:38:37 +08:00
|
|
|
return aspeed_sig_expr_enable(&pdata->pinmux, expr);
|
2016-08-30 15:54:24 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
int aspeed_pinctrl_probe(struct platform_device *pdev,
|
|
|
|
struct pinctrl_desc *pdesc,
|
|
|
|
struct aspeed_pinctrl_data *pdata)
|
|
|
|
{
|
|
|
|
struct device *parent;
|
|
|
|
struct pinctrl_dev *pctl;
|
|
|
|
|
|
|
|
parent = pdev->dev.parent;
|
|
|
|
if (!parent) {
|
|
|
|
dev_err(&pdev->dev, "No parent for syscon pincontroller\n");
|
|
|
|
return -ENODEV;
|
|
|
|
}
|
|
|
|
|
2019-06-28 10:38:37 +08:00
|
|
|
pdata->scu = syscon_node_to_regmap(parent->of_node);
|
|
|
|
if (IS_ERR(pdata->scu)) {
|
2016-08-30 15:54:24 +08:00
|
|
|
dev_err(&pdev->dev, "No regmap for syscon pincontroller parent\n");
|
2019-06-28 10:38:37 +08:00
|
|
|
return PTR_ERR(pdata->scu);
|
2016-08-30 15:54:24 +08:00
|
|
|
}
|
|
|
|
|
2019-06-28 10:38:37 +08:00
|
|
|
pdata->pinmux.maps[ASPEED_IP_SCU] = pdata->scu;
|
|
|
|
|
2016-08-30 15:54:24 +08:00
|
|
|
pctl = pinctrl_register(pdesc, &pdev->dev, pdata);
|
|
|
|
|
|
|
|
if (IS_ERR(pctl)) {
|
|
|
|
dev_err(&pdev->dev, "Failed to register pinctrl\n");
|
|
|
|
return PTR_ERR(pctl);
|
|
|
|
}
|
|
|
|
|
|
|
|
platform_set_drvdata(pdev, pdata);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
2017-04-07 20:57:11 +08:00
|
|
|
|
|
|
|
static inline bool pin_in_config_range(unsigned int offset,
|
|
|
|
const struct aspeed_pin_config *config)
|
|
|
|
{
|
|
|
|
return offset >= config->pins[0] && offset <= config->pins[1];
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline const struct aspeed_pin_config *find_pinconf_config(
|
|
|
|
const struct aspeed_pinctrl_data *pdata,
|
|
|
|
unsigned int offset,
|
|
|
|
enum pin_config_param param)
|
|
|
|
{
|
|
|
|
unsigned int i;
|
|
|
|
|
|
|
|
for (i = 0; i < pdata->nconfigs; i++) {
|
|
|
|
if (param == pdata->configs[i].param &&
|
|
|
|
pin_in_config_range(offset, &pdata->configs[i]))
|
|
|
|
return &pdata->configs[i];
|
|
|
|
}
|
|
|
|
|
|
|
|
return NULL;
|
|
|
|
}
|
|
|
|
|
2019-06-28 10:38:37 +08:00
|
|
|
/*
|
|
|
|
* Aspeed pin configuration description.
|
|
|
|
*
|
2017-04-07 20:57:11 +08:00
|
|
|
* @param: pinconf configuration parameter
|
|
|
|
* @arg: The supported argument for @param, or -1 if any value is supported
|
2018-06-18 20:45:06 +08:00
|
|
|
* @val: The register value to write to configure @arg for @param
|
2017-04-07 20:57:11 +08:00
|
|
|
*
|
|
|
|
* The map is to be used in conjunction with the configuration array supplied
|
|
|
|
* by the driver implementation.
|
|
|
|
*/
|
|
|
|
struct aspeed_pin_config_map {
|
|
|
|
enum pin_config_param param;
|
|
|
|
s32 arg;
|
|
|
|
u32 val;
|
|
|
|
};
|
|
|
|
|
|
|
|
enum aspeed_pin_config_map_type { MAP_TYPE_ARG, MAP_TYPE_VAL };
|
|
|
|
|
|
|
|
/* Aspeed consistently both:
|
|
|
|
*
|
|
|
|
* 1. Defines "disable bits" for internal pull-downs
|
|
|
|
* 2. Uses 8mA or 16mA drive strengths
|
|
|
|
*/
|
|
|
|
static const struct aspeed_pin_config_map pin_config_map[] = {
|
|
|
|
{ PIN_CONFIG_BIAS_PULL_DOWN, 0, 1 },
|
|
|
|
{ PIN_CONFIG_BIAS_PULL_DOWN, -1, 0 },
|
|
|
|
{ PIN_CONFIG_BIAS_DISABLE, -1, 1 },
|
|
|
|
{ PIN_CONFIG_DRIVE_STRENGTH, 8, 0 },
|
|
|
|
{ PIN_CONFIG_DRIVE_STRENGTH, 16, 1 },
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct aspeed_pin_config_map *find_pinconf_map(
|
|
|
|
enum pin_config_param param,
|
|
|
|
enum aspeed_pin_config_map_type type,
|
|
|
|
s64 value)
|
|
|
|
{
|
|
|
|
int i;
|
|
|
|
|
|
|
|
for (i = 0; i < ARRAY_SIZE(pin_config_map); i++) {
|
|
|
|
const struct aspeed_pin_config_map *elem;
|
|
|
|
bool match;
|
|
|
|
|
|
|
|
elem = &pin_config_map[i];
|
|
|
|
|
|
|
|
switch (type) {
|
|
|
|
case MAP_TYPE_ARG:
|
|
|
|
match = (elem->arg == -1 || elem->arg == value);
|
|
|
|
break;
|
|
|
|
case MAP_TYPE_VAL:
|
|
|
|
match = (elem->val == value);
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (param == elem->param && match)
|
|
|
|
return elem;
|
|
|
|
}
|
|
|
|
|
|
|
|
return NULL;
|
|
|
|
}
|
|
|
|
|
|
|
|
int aspeed_pin_config_get(struct pinctrl_dev *pctldev, unsigned int offset,
|
|
|
|
unsigned long *config)
|
|
|
|
{
|
|
|
|
const enum pin_config_param param = pinconf_to_config_param(*config);
|
|
|
|
const struct aspeed_pin_config_map *pmap;
|
|
|
|
const struct aspeed_pinctrl_data *pdata;
|
|
|
|
const struct aspeed_pin_config *pconf;
|
|
|
|
unsigned int val;
|
|
|
|
int rc = 0;
|
|
|
|
u32 arg;
|
|
|
|
|
|
|
|
pdata = pinctrl_dev_get_drvdata(pctldev);
|
|
|
|
pconf = find_pinconf_config(pdata, offset, param);
|
|
|
|
if (!pconf)
|
|
|
|
return -ENOTSUPP;
|
|
|
|
|
2019-06-28 10:38:37 +08:00
|
|
|
rc = regmap_read(pdata->scu, pconf->reg, &val);
|
2017-04-07 20:57:11 +08:00
|
|
|
if (rc < 0)
|
|
|
|
return rc;
|
|
|
|
|
|
|
|
pmap = find_pinconf_map(param, MAP_TYPE_VAL,
|
|
|
|
(val & BIT(pconf->bit)) >> pconf->bit);
|
|
|
|
|
|
|
|
if (!pmap)
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
if (param == PIN_CONFIG_DRIVE_STRENGTH)
|
|
|
|
arg = (u32) pmap->arg;
|
|
|
|
else if (param == PIN_CONFIG_BIAS_PULL_DOWN)
|
|
|
|
arg = !!pmap->arg;
|
|
|
|
else
|
|
|
|
arg = 1;
|
|
|
|
|
|
|
|
if (!arg)
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
*config = pinconf_to_config_packed(param, arg);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
int aspeed_pin_config_set(struct pinctrl_dev *pctldev, unsigned int offset,
|
|
|
|
unsigned long *configs, unsigned int num_configs)
|
|
|
|
{
|
|
|
|
const struct aspeed_pinctrl_data *pdata;
|
|
|
|
unsigned int i;
|
|
|
|
int rc = 0;
|
|
|
|
|
|
|
|
pdata = pinctrl_dev_get_drvdata(pctldev);
|
|
|
|
|
|
|
|
for (i = 0; i < num_configs; i++) {
|
|
|
|
const struct aspeed_pin_config_map *pmap;
|
|
|
|
const struct aspeed_pin_config *pconf;
|
|
|
|
enum pin_config_param param;
|
|
|
|
unsigned int val;
|
|
|
|
u32 arg;
|
|
|
|
|
|
|
|
param = pinconf_to_config_param(configs[i]);
|
|
|
|
arg = pinconf_to_config_argument(configs[i]);
|
|
|
|
|
|
|
|
pconf = find_pinconf_config(pdata, offset, param);
|
|
|
|
if (!pconf)
|
|
|
|
return -ENOTSUPP;
|
|
|
|
|
|
|
|
pmap = find_pinconf_map(param, MAP_TYPE_ARG, arg);
|
|
|
|
|
2018-08-31 06:34:25 +08:00
|
|
|
if (WARN_ON(!pmap))
|
2017-04-07 20:57:11 +08:00
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
val = pmap->val << pconf->bit;
|
|
|
|
|
2019-06-28 10:38:37 +08:00
|
|
|
rc = regmap_update_bits(pdata->scu, pconf->reg,
|
|
|
|
BIT(pconf->bit), val);
|
2017-04-07 20:57:11 +08:00
|
|
|
|
|
|
|
if (rc < 0)
|
|
|
|
return rc;
|
|
|
|
|
|
|
|
pr_debug("%s: Set SCU%02X[%d]=%d for param %d(=%d) on pin %d\n",
|
|
|
|
__func__, pconf->reg, pconf->bit, pmap->val,
|
|
|
|
param, arg, offset);
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
int aspeed_pin_config_group_get(struct pinctrl_dev *pctldev,
|
|
|
|
unsigned int selector,
|
|
|
|
unsigned long *config)
|
|
|
|
{
|
|
|
|
const unsigned int *pins;
|
|
|
|
unsigned int npins;
|
|
|
|
int rc;
|
|
|
|
|
|
|
|
rc = aspeed_pinctrl_get_group_pins(pctldev, selector, &pins, &npins);
|
|
|
|
if (rc < 0)
|
|
|
|
return rc;
|
|
|
|
|
|
|
|
if (!npins)
|
|
|
|
return -ENODEV;
|
|
|
|
|
|
|
|
rc = aspeed_pin_config_get(pctldev, pins[0], config);
|
|
|
|
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
|
|
|
int aspeed_pin_config_group_set(struct pinctrl_dev *pctldev,
|
|
|
|
unsigned int selector,
|
|
|
|
unsigned long *configs,
|
|
|
|
unsigned int num_configs)
|
|
|
|
{
|
|
|
|
const unsigned int *pins;
|
|
|
|
unsigned int npins;
|
|
|
|
int rc;
|
|
|
|
int i;
|
|
|
|
|
|
|
|
pr_debug("%s: Fetching pins for group selector %d\n",
|
|
|
|
__func__, selector);
|
|
|
|
rc = aspeed_pinctrl_get_group_pins(pctldev, selector, &pins, &npins);
|
|
|
|
if (rc < 0)
|
|
|
|
return rc;
|
|
|
|
|
|
|
|
for (i = 0; i < npins; i++) {
|
|
|
|
rc = aspeed_pin_config_set(pctldev, pins[i], configs,
|
|
|
|
num_configs);
|
|
|
|
if (rc < 0)
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|