2012-08-30 16:51:04 +08:00
|
|
|
/*
|
|
|
|
|
* Copyright 2012 DENX Software Engineering GmbH
|
|
|
|
|
* Heiko Schocher <hs@denx.de>
|
|
|
|
|
*
|
|
|
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
|
|
|
* under the terms of the GNU General Public License as published by the
|
|
|
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
|
|
|
|
* option) any later version.
|
|
|
|
|
*/
|
2013-06-14 17:45:53 +08:00
|
|
|
#include "skeleton.dtsi"
|
2013-11-22 02:15:30 +08:00
|
|
|
#include <dt-bindings/interrupt-controller/irq.h>
|
2012-08-30 16:51:04 +08:00
|
|
|
|
|
|
|
|
/ {
|
|
|
|
|
arm {
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
ranges;
|
|
|
|
|
intc: interrupt-controller {
|
|
|
|
|
compatible = "ti,cp-intc";
|
|
|
|
|
interrupt-controller;
|
|
|
|
|
#interrupt-cells = <1>;
|
|
|
|
|
ti,intc-size = <100>;
|
|
|
|
|
reg = <0xfffee000 0x2000>;
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
soc {
|
|
|
|
|
compatible = "simple-bus";
|
|
|
|
|
model = "da850";
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
ranges = <0x0 0x01c00000 0x400000>;
|
2013-01-25 19:18:44 +08:00
|
|
|
interrupt-parent = <&intc>;
|
2012-08-30 16:51:04 +08:00
|
|
|
|
2013-01-16 17:07:39 +08:00
|
|
|
pmx_core: pinmux@1c14120 {
|
|
|
|
|
compatible = "pinctrl-single";
|
|
|
|
|
reg = <0x14120 0x50>;
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
pinctrl-single,bit-per-mux;
|
|
|
|
|
pinctrl-single,register-width = <32>;
|
2013-05-21 22:08:02 +08:00
|
|
|
pinctrl-single,function-mask = <0xf>;
|
2013-01-16 17:07:39 +08:00
|
|
|
status = "disabled";
|
2013-01-16 17:07:41 +08:00
|
|
|
|
|
|
|
|
nand_cs3_pins: pinmux_nand_pins {
|
|
|
|
|
pinctrl-single,bits = <
|
|
|
|
|
/* EMA_OE, EMA_WE */
|
|
|
|
|
0x1c 0x00110000 0x00ff0000
|
|
|
|
|
/* EMA_CS[4],EMA_CS[3]*/
|
|
|
|
|
0x1c 0x00000110 0x00000ff0
|
|
|
|
|
/*
|
|
|
|
|
* EMA_D[0], EMA_D[1], EMA_D[2],
|
|
|
|
|
* EMA_D[3], EMA_D[4], EMA_D[5],
|
|
|
|
|
* EMA_D[6], EMA_D[7]
|
|
|
|
|
*/
|
|
|
|
|
0x24 0x11111111 0xffffffff
|
|
|
|
|
/* EMA_A[1], EMA_A[2] */
|
|
|
|
|
0x30 0x01100000 0x0ff00000
|
|
|
|
|
>;
|
|
|
|
|
};
|
2013-02-06 17:36:22 +08:00
|
|
|
i2c0_pins: pinmux_i2c0_pins {
|
|
|
|
|
pinctrl-single,bits = <
|
|
|
|
|
/* I2C0_SDA,I2C0_SCL */
|
|
|
|
|
0x10 0x00002200 0x0000ff00
|
|
|
|
|
>;
|
|
|
|
|
};
|
2013-03-28 21:12:01 +08:00
|
|
|
mmc0_pins: pinmux_mmc_pins {
|
|
|
|
|
pinctrl-single,bits = <
|
|
|
|
|
/* MMCSD0_DAT[3] MMCSD0_DAT[2]
|
|
|
|
|
* MMCSD0_DAT[1] MMCSD0_DAT[0]
|
|
|
|
|
* MMCSD0_CMD MMCSD0_CLK
|
|
|
|
|
*/
|
|
|
|
|
0x28 0x00222222 0x00ffffff
|
|
|
|
|
>;
|
|
|
|
|
};
|
2013-04-10 20:12:41 +08:00
|
|
|
ehrpwm0a_pins: pinmux_ehrpwm0a_pins {
|
|
|
|
|
pinctrl-single,bits = <
|
|
|
|
|
/* EPWM0A */
|
|
|
|
|
0xc 0x00000002 0x0000000f
|
|
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
ehrpwm0b_pins: pinmux_ehrpwm0b_pins {
|
|
|
|
|
pinctrl-single,bits = <
|
|
|
|
|
/* EPWM0B */
|
|
|
|
|
0xc 0x00000020 0x000000f0
|
|
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
ehrpwm1a_pins: pinmux_ehrpwm1a_pins {
|
|
|
|
|
pinctrl-single,bits = <
|
|
|
|
|
/* EPWM1A */
|
|
|
|
|
0x14 0x00000002 0x0000000f
|
|
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
ehrpwm1b_pins: pinmux_ehrpwm1b_pins {
|
|
|
|
|
pinctrl-single,bits = <
|
|
|
|
|
/* EPWM1B */
|
|
|
|
|
0x14 0x00000020 0x000000f0
|
|
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
ecap0_pins: pinmux_ecap0_pins {
|
|
|
|
|
pinctrl-single,bits = <
|
|
|
|
|
/* ECAP0_APWM0 */
|
|
|
|
|
0x8 0x20000000 0xf0000000
|
|
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
ecap1_pins: pinmux_ecap1_pins {
|
|
|
|
|
pinctrl-single,bits = <
|
|
|
|
|
/* ECAP1_APWM1 */
|
|
|
|
|
0x4 0x40000000 0xf0000000
|
|
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
ecap2_pins: pinmux_ecap2_pins {
|
|
|
|
|
pinctrl-single,bits = <
|
|
|
|
|
/* ECAP2_APWM2 */
|
|
|
|
|
0x4 0x00000004 0x0000000f
|
|
|
|
|
>;
|
|
|
|
|
};
|
2013-04-03 22:09:08 +08:00
|
|
|
spi1_pins: pinmux_spi_pins {
|
|
|
|
|
pinctrl-single,bits = <
|
|
|
|
|
/* SIMO, SOMI, CLK */
|
|
|
|
|
0x14 0x00110100 0x00ff0f00
|
|
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
spi1_cs0_pin: pinmux_spi1_cs0 {
|
|
|
|
|
pinctrl-single,bits = <
|
|
|
|
|
/* CS0 */
|
|
|
|
|
0x14 0x00000010 0x000000f0
|
|
|
|
|
>;
|
|
|
|
|
};
|
2013-08-15 14:01:34 +08:00
|
|
|
mdio_pins: pinmux_mdio_pins {
|
|
|
|
|
pinctrl-single,bits = <
|
|
|
|
|
/* MDIO_CLK, MDIO_D */
|
|
|
|
|
0x10 0x00000088 0x000000ff
|
|
|
|
|
>;
|
|
|
|
|
};
|
2013-08-17 01:07:09 +08:00
|
|
|
mii_pins: pinmux_mii_pins {
|
|
|
|
|
pinctrl-single,bits = <
|
|
|
|
|
/*
|
|
|
|
|
* MII_TXEN, MII_TXCLK, MII_COL
|
|
|
|
|
* MII_TXD_3, MII_TXD_2, MII_TXD_1
|
|
|
|
|
* MII_TXD_0
|
|
|
|
|
*/
|
|
|
|
|
0x8 0x88888880 0xfffffff0
|
|
|
|
|
/*
|
|
|
|
|
* MII_RXER, MII_CRS, MII_RXCLK
|
|
|
|
|
* MII_RXDV, MII_RXD_3, MII_RXD_2
|
|
|
|
|
* MII_RXD_1, MII_RXD_0
|
|
|
|
|
*/
|
|
|
|
|
0xc 0x88888888 0xffffffff
|
|
|
|
|
>;
|
|
|
|
|
};
|
2013-08-15 14:01:34 +08:00
|
|
|
|
2013-01-16 17:07:39 +08:00
|
|
|
};
|
2014-08-01 14:13:26 +08:00
|
|
|
edma0: edma@01c00000 {
|
2015-12-17 21:27:48 +08:00
|
|
|
compatible = "ti,edma3-tpcc";
|
2015-12-17 21:27:47 +08:00
|
|
|
/* eDMA3 CC0: 0x01c0 0000 - 0x01c0 7fff */
|
|
|
|
|
reg = <0x0 0x8000>;
|
2015-12-17 21:27:48 +08:00
|
|
|
reg-names = "edma3_cc";
|
|
|
|
|
interrupts = <11 12>;
|
|
|
|
|
interrupt-names = "edma3_ccint", "edma3_ccerrint";
|
|
|
|
|
#dma-cells = <2>;
|
|
|
|
|
|
|
|
|
|
ti,tptcs = <&edma0_tptc0 7>, <&edma0_tptc1 0>;
|
|
|
|
|
};
|
|
|
|
|
edma0_tptc0: tptc@01c08000 {
|
|
|
|
|
compatible = "ti,edma3-tptc";
|
|
|
|
|
reg = <0x8000 0x400>;
|
|
|
|
|
interrupts = <13>;
|
|
|
|
|
interrupt-names = "edm3_tcerrint";
|
|
|
|
|
};
|
|
|
|
|
edma0_tptc1: tptc@01c08400 {
|
|
|
|
|
compatible = "ti,edma3-tptc";
|
|
|
|
|
reg = <0x8400 0x400>;
|
|
|
|
|
interrupts = <32>;
|
|
|
|
|
interrupt-names = "edm3_tcerrint";
|
2014-08-01 14:13:26 +08:00
|
|
|
};
|
2015-12-17 21:27:49 +08:00
|
|
|
edma1: edma@01e30000 {
|
|
|
|
|
compatible = "ti,edma3-tpcc";
|
|
|
|
|
/* eDMA3 CC1: 0x01e3 0000 - 0x01e3 7fff */
|
|
|
|
|
reg = <0x230000 0x8000>;
|
|
|
|
|
reg-names = "edma3_cc";
|
|
|
|
|
interrupts = <93 94>;
|
|
|
|
|
interrupt-names = "edma3_ccint", "edma3_ccerrint";
|
|
|
|
|
#dma-cells = <2>;
|
|
|
|
|
|
|
|
|
|
ti,tptcs = <&edma1_tptc0 7>;
|
|
|
|
|
};
|
|
|
|
|
edma1_tptc0: tptc@01e38000 {
|
|
|
|
|
compatible = "ti,edma3-tptc";
|
|
|
|
|
reg = <0x238000 0x400>;
|
|
|
|
|
interrupts = <95>;
|
|
|
|
|
interrupt-names = "edm3_tcerrint";
|
|
|
|
|
};
|
2012-08-30 16:51:04 +08:00
|
|
|
serial0: serial@1c42000 {
|
|
|
|
|
compatible = "ns16550a";
|
|
|
|
|
reg = <0x42000 0x100>;
|
|
|
|
|
reg-shift = <2>;
|
|
|
|
|
interrupts = <25>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
serial1: serial@1d0c000 {
|
|
|
|
|
compatible = "ns16550a";
|
|
|
|
|
reg = <0x10c000 0x100>;
|
|
|
|
|
reg-shift = <2>;
|
|
|
|
|
interrupts = <53>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
serial2: serial@1d0d000 {
|
|
|
|
|
compatible = "ns16550a";
|
|
|
|
|
reg = <0x10d000 0x100>;
|
|
|
|
|
reg-shift = <2>;
|
|
|
|
|
interrupts = <61>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
2013-01-28 15:47:48 +08:00
|
|
|
rtc0: rtc@1c23000 {
|
|
|
|
|
compatible = "ti,da830-rtc";
|
|
|
|
|
reg = <0x23000 0x1000>;
|
|
|
|
|
interrupts = <19
|
|
|
|
|
19>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
2013-02-06 17:36:22 +08:00
|
|
|
i2c0: i2c@1c22000 {
|
|
|
|
|
compatible = "ti,davinci-i2c";
|
|
|
|
|
reg = <0x22000 0x1000>;
|
|
|
|
|
interrupts = <15>;
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
2013-02-06 12:00:03 +08:00
|
|
|
wdt: wdt@1c21000 {
|
|
|
|
|
compatible = "ti,davinci-wdt";
|
|
|
|
|
reg = <0x21000 0x1000>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
2013-03-28 21:12:01 +08:00
|
|
|
mmc0: mmc@1c40000 {
|
|
|
|
|
compatible = "ti,da830-mmc";
|
|
|
|
|
reg = <0x40000 0x1000>;
|
|
|
|
|
interrupts = <16>;
|
2015-12-17 21:27:50 +08:00
|
|
|
dmas = <&edma0 16 0>, <&edma0 17 0>;
|
|
|
|
|
dma-names = "rx", "tx";
|
2013-03-28 21:12:01 +08:00
|
|
|
status = "disabled";
|
|
|
|
|
};
|
2013-04-10 20:12:41 +08:00
|
|
|
ehrpwm0: ehrpwm@01f00000 {
|
|
|
|
|
compatible = "ti,da850-ehrpwm", "ti,am33xx-ehrpwm";
|
|
|
|
|
#pwm-cells = <3>;
|
|
|
|
|
reg = <0x300000 0x2000>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
ehrpwm1: ehrpwm@01f02000 {
|
|
|
|
|
compatible = "ti,da850-ehrpwm", "ti,am33xx-ehrpwm";
|
|
|
|
|
#pwm-cells = <3>;
|
|
|
|
|
reg = <0x302000 0x2000>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
ecap0: ecap@01f06000 {
|
|
|
|
|
compatible = "ti,da850-ecap", "ti,am33xx-ecap";
|
|
|
|
|
#pwm-cells = <3>;
|
|
|
|
|
reg = <0x306000 0x80>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
ecap1: ecap@01f07000 {
|
|
|
|
|
compatible = "ti,da850-ecap", "ti,am33xx-ecap";
|
|
|
|
|
#pwm-cells = <3>;
|
|
|
|
|
reg = <0x307000 0x80>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
ecap2: ecap@01f08000 {
|
|
|
|
|
compatible = "ti,da850-ecap", "ti,am33xx-ecap";
|
|
|
|
|
#pwm-cells = <3>;
|
|
|
|
|
reg = <0x308000 0x80>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
2013-04-03 22:09:08 +08:00
|
|
|
spi1: spi@1f0e000 {
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
compatible = "ti,da830-spi";
|
|
|
|
|
reg = <0x30e000 0x1000>;
|
|
|
|
|
num-cs = <4>;
|
|
|
|
|
ti,davinci-spi-intr-line = <1>;
|
|
|
|
|
interrupts = <56>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
2013-08-15 14:01:34 +08:00
|
|
|
mdio: mdio@1e24000 {
|
|
|
|
|
compatible = "ti,davinci_mdio";
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
reg = <0x224000 0x1000>;
|
|
|
|
|
};
|
2013-08-17 01:07:09 +08:00
|
|
|
eth0: ethernet@1e20000 {
|
|
|
|
|
compatible = "ti,davinci-dm6467-emac";
|
|
|
|
|
reg = <0x220000 0x4000>;
|
|
|
|
|
ti,davinci-ctrl-reg-offset = <0x3000>;
|
|
|
|
|
ti,davinci-ctrl-mod-reg-offset = <0x2000>;
|
|
|
|
|
ti,davinci-ctrl-ram-offset = <0>;
|
|
|
|
|
ti,davinci-ctrl-ram-size = <0x2000>;
|
|
|
|
|
local-mac-address = [ 00 00 00 00 00 00 ];
|
|
|
|
|
interrupts = <33
|
|
|
|
|
34
|
|
|
|
|
35
|
|
|
|
|
36
|
|
|
|
|
>;
|
|
|
|
|
};
|
2013-11-22 02:15:30 +08:00
|
|
|
gpio: gpio@1e26000 {
|
|
|
|
|
compatible = "ti,dm6441-gpio";
|
|
|
|
|
gpio-controller;
|
|
|
|
|
reg = <0x226000 0x1000>;
|
|
|
|
|
interrupts = <42 IRQ_TYPE_EDGE_BOTH
|
|
|
|
|
43 IRQ_TYPE_EDGE_BOTH 44 IRQ_TYPE_EDGE_BOTH
|
|
|
|
|
45 IRQ_TYPE_EDGE_BOTH 46 IRQ_TYPE_EDGE_BOTH
|
|
|
|
|
47 IRQ_TYPE_EDGE_BOTH 48 IRQ_TYPE_EDGE_BOTH
|
|
|
|
|
49 IRQ_TYPE_EDGE_BOTH 50 IRQ_TYPE_EDGE_BOTH>;
|
|
|
|
|
ti,ngpio = <144>;
|
|
|
|
|
ti,davinci-gpio-unbanked = <0>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
2014-08-01 14:13:27 +08:00
|
|
|
|
|
|
|
|
mcasp0: mcasp@01d00000 {
|
|
|
|
|
compatible = "ti,da830-mcasp-audio";
|
|
|
|
|
reg = <0x100000 0x2000>,
|
|
|
|
|
<0x102000 0x400000>;
|
|
|
|
|
reg-names = "mpu", "dat";
|
|
|
|
|
interrupts = <54>;
|
|
|
|
|
interrupt-names = "common";
|
|
|
|
|
status = "disabled";
|
2015-12-17 21:27:48 +08:00
|
|
|
dmas = <&edma0 1 1>,
|
|
|
|
|
<&edma0 0 1>;
|
2014-08-01 14:13:27 +08:00
|
|
|
dma-names = "tx", "rx";
|
|
|
|
|
};
|
2012-08-30 16:51:04 +08:00
|
|
|
};
|
2013-01-16 17:07:41 +08:00
|
|
|
nand_cs3@62000000 {
|
|
|
|
|
compatible = "ti,davinci-nand";
|
|
|
|
|
reg = <0x62000000 0x807ff
|
|
|
|
|
0x68000000 0x8000>;
|
|
|
|
|
ti,davinci-chipselect = <1>;
|
|
|
|
|
ti,davinci-mask-ale = <0>;
|
|
|
|
|
ti,davinci-mask-cle = <0>;
|
|
|
|
|
ti,davinci-mask-chipsel = <0>;
|
|
|
|
|
ti,davinci-ecc-mode = "hw";
|
|
|
|
|
ti,davinci-ecc-bits = <4>;
|
|
|
|
|
ti,davinci-nand-use-bbt;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
2012-08-30 16:51:04 +08:00
|
|
|
};
|
