2010-12-18 21:39:31 +08:00
|
|
|
/*
|
|
|
|
* MXC GPIO support. (c) 2008 Daniel Mack <daniel@caiaq.de>
|
|
|
|
* Copyright 2008 Juergen Beisert, kernel@pengutronix.de
|
|
|
|
*
|
|
|
|
* Based on code from Freescale,
|
|
|
|
* Copyright (C) 2004-2010 Freescale Semiconductor, Inc. All Rights Reserved.
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU General Public License
|
|
|
|
* as published by the Free Software Foundation; either version 2
|
|
|
|
* of the License, or (at your option) any later version.
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
* along with this program; if not, write to the Free Software
|
|
|
|
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
|
|
|
|
* MA 02110-1301, USA.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/interrupt.h>
|
|
|
|
#include <linux/io.h>
|
|
|
|
#include <linux/irq.h>
|
|
|
|
#include <linux/gpio.h>
|
2011-06-06 23:37:58 +08:00
|
|
|
#include <linux/platform_device.h>
|
|
|
|
#include <linux/slab.h>
|
2011-06-06 22:31:29 +08:00
|
|
|
#include <linux/basic_mmio_gpio.h>
|
2011-07-04 01:38:09 +08:00
|
|
|
#include <linux/module.h>
|
2011-06-06 23:37:58 +08:00
|
|
|
#include <mach/mxs.h>
|
2010-12-18 21:39:31 +08:00
|
|
|
|
2011-06-06 23:37:58 +08:00
|
|
|
#define MXS_SET 0x4
|
|
|
|
#define MXS_CLR 0x8
|
2010-12-18 21:39:31 +08:00
|
|
|
|
|
|
|
#define PINCTRL_DOUT(n) ((cpu_is_mx23() ? 0x0500 : 0x0700) + (n) * 0x10)
|
|
|
|
#define PINCTRL_DIN(n) ((cpu_is_mx23() ? 0x0600 : 0x0900) + (n) * 0x10)
|
|
|
|
#define PINCTRL_DOE(n) ((cpu_is_mx23() ? 0x0700 : 0x0b00) + (n) * 0x10)
|
|
|
|
#define PINCTRL_PIN2IRQ(n) ((cpu_is_mx23() ? 0x0800 : 0x1000) + (n) * 0x10)
|
|
|
|
#define PINCTRL_IRQEN(n) ((cpu_is_mx23() ? 0x0900 : 0x1100) + (n) * 0x10)
|
|
|
|
#define PINCTRL_IRQLEV(n) ((cpu_is_mx23() ? 0x0a00 : 0x1200) + (n) * 0x10)
|
|
|
|
#define PINCTRL_IRQPOL(n) ((cpu_is_mx23() ? 0x0b00 : 0x1300) + (n) * 0x10)
|
|
|
|
#define PINCTRL_IRQSTAT(n) ((cpu_is_mx23() ? 0x0c00 : 0x1400) + (n) * 0x10)
|
|
|
|
|
|
|
|
#define GPIO_INT_FALL_EDGE 0x0
|
|
|
|
#define GPIO_INT_LOW_LEV 0x1
|
|
|
|
#define GPIO_INT_RISE_EDGE 0x2
|
|
|
|
#define GPIO_INT_HIGH_LEV 0x3
|
|
|
|
#define GPIO_INT_LEV_MASK (1 << 0)
|
|
|
|
#define GPIO_INT_POL_MASK (1 << 1)
|
|
|
|
|
2011-08-14 00:14:06 +08:00
|
|
|
#define irq_to_gpio(irq) ((irq) - MXS_GPIO_IRQ_START)
|
|
|
|
|
2011-06-06 23:37:58 +08:00
|
|
|
struct mxs_gpio_port {
|
|
|
|
void __iomem *base;
|
|
|
|
int id;
|
|
|
|
int irq;
|
|
|
|
int virtual_irq_start;
|
2011-06-06 22:31:29 +08:00
|
|
|
struct bgpio_chip bgc;
|
2011-06-06 23:37:58 +08:00
|
|
|
};
|
|
|
|
|
2010-12-18 21:39:31 +08:00
|
|
|
/* Note: This driver assumes 32 GPIOs are handled in one register */
|
|
|
|
|
2011-02-19 04:31:41 +08:00
|
|
|
static int mxs_gpio_set_irq_type(struct irq_data *d, unsigned int type)
|
2010-12-18 21:39:31 +08:00
|
|
|
{
|
2011-02-19 04:31:41 +08:00
|
|
|
u32 gpio = irq_to_gpio(d->irq);
|
2010-12-18 21:39:31 +08:00
|
|
|
u32 pin_mask = 1 << (gpio & 31);
|
2011-06-07 22:00:54 +08:00
|
|
|
struct irq_chip_generic *gc = irq_data_get_irq_chip_data(d);
|
|
|
|
struct mxs_gpio_port *port = gc->private;
|
2010-12-18 21:39:31 +08:00
|
|
|
void __iomem *pin_addr;
|
|
|
|
int edge;
|
|
|
|
|
|
|
|
switch (type) {
|
|
|
|
case IRQ_TYPE_EDGE_RISING:
|
|
|
|
edge = GPIO_INT_RISE_EDGE;
|
|
|
|
break;
|
|
|
|
case IRQ_TYPE_EDGE_FALLING:
|
|
|
|
edge = GPIO_INT_FALL_EDGE;
|
|
|
|
break;
|
|
|
|
case IRQ_TYPE_LEVEL_LOW:
|
|
|
|
edge = GPIO_INT_LOW_LEV;
|
|
|
|
break;
|
|
|
|
case IRQ_TYPE_LEVEL_HIGH:
|
|
|
|
edge = GPIO_INT_HIGH_LEV;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* set level or edge */
|
|
|
|
pin_addr = port->base + PINCTRL_IRQLEV(port->id);
|
|
|
|
if (edge & GPIO_INT_LEV_MASK)
|
2011-06-06 23:37:58 +08:00
|
|
|
writel(pin_mask, pin_addr + MXS_SET);
|
2010-12-18 21:39:31 +08:00
|
|
|
else
|
2011-06-06 23:37:58 +08:00
|
|
|
writel(pin_mask, pin_addr + MXS_CLR);
|
2010-12-18 21:39:31 +08:00
|
|
|
|
|
|
|
/* set polarity */
|
|
|
|
pin_addr = port->base + PINCTRL_IRQPOL(port->id);
|
|
|
|
if (edge & GPIO_INT_POL_MASK)
|
2011-06-06 23:37:58 +08:00
|
|
|
writel(pin_mask, pin_addr + MXS_SET);
|
2010-12-18 21:39:31 +08:00
|
|
|
else
|
2011-06-06 23:37:58 +08:00
|
|
|
writel(pin_mask, pin_addr + MXS_CLR);
|
2010-12-18 21:39:31 +08:00
|
|
|
|
2011-06-07 22:00:54 +08:00
|
|
|
writel(1 << (gpio & 0x1f),
|
|
|
|
port->base + PINCTRL_IRQSTAT(port->id) + MXS_CLR);
|
2010-12-18 21:39:31 +08:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* MXS has one interrupt *per* gpio port */
|
|
|
|
static void mxs_gpio_irq_handler(u32 irq, struct irq_desc *desc)
|
|
|
|
{
|
|
|
|
u32 irq_stat;
|
2011-06-06 23:37:58 +08:00
|
|
|
struct mxs_gpio_port *port = irq_get_handler_data(irq);
|
2010-12-18 21:39:31 +08:00
|
|
|
u32 gpio_irq_no_base = port->virtual_irq_start;
|
|
|
|
|
2011-01-25 23:54:22 +08:00
|
|
|
desc->irq_data.chip->irq_ack(&desc->irq_data);
|
|
|
|
|
2011-06-06 23:37:58 +08:00
|
|
|
irq_stat = readl(port->base + PINCTRL_IRQSTAT(port->id)) &
|
|
|
|
readl(port->base + PINCTRL_IRQEN(port->id));
|
2010-12-18 21:39:31 +08:00
|
|
|
|
|
|
|
while (irq_stat != 0) {
|
|
|
|
int irqoffset = fls(irq_stat) - 1;
|
|
|
|
generic_handle_irq(gpio_irq_no_base + irqoffset);
|
|
|
|
irq_stat &= ~(1 << irqoffset);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Set interrupt number "irq" in the GPIO as a wake-up source.
|
|
|
|
* While system is running, all registered GPIO interrupts need to have
|
|
|
|
* wake-up enabled. When system is suspended, only selected GPIO interrupts
|
|
|
|
* need to have wake-up enabled.
|
|
|
|
* @param irq interrupt source number
|
|
|
|
* @param enable enable as wake-up if equal to non-zero
|
|
|
|
* @return This function returns 0 on success.
|
|
|
|
*/
|
2011-02-19 04:31:41 +08:00
|
|
|
static int mxs_gpio_set_wake_irq(struct irq_data *d, unsigned int enable)
|
2010-12-18 21:39:31 +08:00
|
|
|
{
|
2011-06-07 22:00:54 +08:00
|
|
|
struct irq_chip_generic *gc = irq_data_get_irq_chip_data(d);
|
|
|
|
struct mxs_gpio_port *port = gc->private;
|
2010-12-18 21:39:31 +08:00
|
|
|
|
2011-06-07 22:00:53 +08:00
|
|
|
if (enable)
|
|
|
|
enable_irq_wake(port->irq);
|
|
|
|
else
|
|
|
|
disable_irq_wake(port->irq);
|
2010-12-18 21:39:31 +08:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2011-06-07 22:00:54 +08:00
|
|
|
static void __init mxs_gpio_init_gc(struct mxs_gpio_port *port)
|
|
|
|
{
|
|
|
|
struct irq_chip_generic *gc;
|
|
|
|
struct irq_chip_type *ct;
|
|
|
|
|
|
|
|
gc = irq_alloc_generic_chip("gpio-mxs", 1, port->virtual_irq_start,
|
|
|
|
port->base, handle_level_irq);
|
|
|
|
gc->private = port;
|
|
|
|
|
|
|
|
ct = gc->chip_types;
|
2011-07-19 21:16:56 +08:00
|
|
|
ct->chip.irq_ack = irq_gc_ack_set_bit;
|
2011-06-07 22:00:54 +08:00
|
|
|
ct->chip.irq_mask = irq_gc_mask_clr_bit;
|
|
|
|
ct->chip.irq_unmask = irq_gc_mask_set_bit;
|
|
|
|
ct->chip.irq_set_type = mxs_gpio_set_irq_type;
|
2011-07-19 21:16:56 +08:00
|
|
|
ct->chip.irq_set_wake = mxs_gpio_set_wake_irq;
|
2011-06-07 22:00:54 +08:00
|
|
|
ct->regs.ack = PINCTRL_IRQSTAT(port->id) + MXS_CLR;
|
|
|
|
ct->regs.mask = PINCTRL_IRQEN(port->id);
|
|
|
|
|
|
|
|
irq_setup_generic_chip(gc, IRQ_MSK(32), 0, IRQ_NOREQUEST, 0);
|
|
|
|
}
|
2010-12-18 21:39:31 +08:00
|
|
|
|
2011-06-06 22:31:29 +08:00
|
|
|
static int mxs_gpio_to_irq(struct gpio_chip *gc, unsigned offset)
|
2010-12-18 21:39:31 +08:00
|
|
|
{
|
2011-06-06 22:31:29 +08:00
|
|
|
struct bgpio_chip *bgc = to_bgpio_chip(gc);
|
2010-12-18 21:39:31 +08:00
|
|
|
struct mxs_gpio_port *port =
|
2011-06-06 22:31:29 +08:00
|
|
|
container_of(bgc, struct mxs_gpio_port, bgc);
|
2010-12-18 21:39:31 +08:00
|
|
|
|
|
|
|
return port->virtual_irq_start + offset;
|
|
|
|
}
|
|
|
|
|
2011-06-06 23:37:58 +08:00
|
|
|
static int __devinit mxs_gpio_probe(struct platform_device *pdev)
|
2010-12-18 21:39:31 +08:00
|
|
|
{
|
2011-06-06 23:37:58 +08:00
|
|
|
static void __iomem *base;
|
|
|
|
struct mxs_gpio_port *port;
|
|
|
|
struct resource *iores = NULL;
|
2011-06-07 22:00:54 +08:00
|
|
|
int err;
|
2011-06-06 23:37:58 +08:00
|
|
|
|
|
|
|
port = kzalloc(sizeof(struct mxs_gpio_port), GFP_KERNEL);
|
|
|
|
if (!port)
|
|
|
|
return -ENOMEM;
|
|
|
|
|
|
|
|
port->id = pdev->id;
|
|
|
|
port->virtual_irq_start = MXS_GPIO_IRQ_START + port->id * 32;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* map memory region only once, as all the gpio ports
|
|
|
|
* share the same one
|
|
|
|
*/
|
|
|
|
if (!base) {
|
|
|
|
iores = platform_get_resource(pdev, IORESOURCE_MEM, 0);
|
|
|
|
if (!iores) {
|
|
|
|
err = -ENODEV;
|
|
|
|
goto out_kfree;
|
|
|
|
}
|
2010-12-18 21:39:31 +08:00
|
|
|
|
2011-06-06 23:37:58 +08:00
|
|
|
if (!request_mem_region(iores->start, resource_size(iores),
|
|
|
|
pdev->name)) {
|
|
|
|
err = -EBUSY;
|
|
|
|
goto out_kfree;
|
|
|
|
}
|
2010-12-18 21:39:31 +08:00
|
|
|
|
2011-06-06 23:37:58 +08:00
|
|
|
base = ioremap(iores->start, resource_size(iores));
|
|
|
|
if (!base) {
|
|
|
|
err = -ENOMEM;
|
|
|
|
goto out_release_mem;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
port->base = base;
|
2010-12-18 21:39:31 +08:00
|
|
|
|
2011-06-06 23:37:58 +08:00
|
|
|
port->irq = platform_get_irq(pdev, 0);
|
|
|
|
if (port->irq < 0) {
|
|
|
|
err = -EINVAL;
|
|
|
|
goto out_iounmap;
|
|
|
|
}
|
2010-12-18 21:39:31 +08:00
|
|
|
|
2011-06-07 22:00:54 +08:00
|
|
|
/*
|
|
|
|
* select the pin interrupt functionality but initially
|
|
|
|
* disable the interrupts
|
|
|
|
*/
|
|
|
|
writel(~0U, port->base + PINCTRL_PIN2IRQ(port->id));
|
2011-06-06 23:37:58 +08:00
|
|
|
writel(0, port->base + PINCTRL_IRQEN(port->id));
|
2010-12-18 21:39:31 +08:00
|
|
|
|
2011-06-06 23:37:58 +08:00
|
|
|
/* clear address has to be used to clear IRQSTAT bits */
|
|
|
|
writel(~0U, port->base + PINCTRL_IRQSTAT(port->id) + MXS_CLR);
|
2010-12-18 21:39:31 +08:00
|
|
|
|
2011-06-07 22:00:54 +08:00
|
|
|
/* gpio-mxs can be a generic irq chip */
|
|
|
|
mxs_gpio_init_gc(port);
|
2010-12-18 21:39:31 +08:00
|
|
|
|
2011-06-06 23:37:58 +08:00
|
|
|
/* setup one handler for each entry */
|
|
|
|
irq_set_chained_handler(port->irq, mxs_gpio_irq_handler);
|
|
|
|
irq_set_handler_data(port->irq, port);
|
2010-12-18 21:39:31 +08:00
|
|
|
|
2011-06-06 22:31:29 +08:00
|
|
|
err = bgpio_init(&port->bgc, &pdev->dev, 4,
|
|
|
|
port->base + PINCTRL_DIN(port->id),
|
|
|
|
port->base + PINCTRL_DOUT(port->id), NULL,
|
|
|
|
port->base + PINCTRL_DOE(port->id), NULL, false);
|
2011-06-06 23:37:58 +08:00
|
|
|
if (err)
|
|
|
|
goto out_iounmap;
|
2010-12-18 21:39:31 +08:00
|
|
|
|
2011-06-06 22:31:29 +08:00
|
|
|
port->bgc.gc.to_irq = mxs_gpio_to_irq;
|
|
|
|
port->bgc.gc.base = port->id * 32;
|
|
|
|
|
|
|
|
err = gpiochip_add(&port->bgc.gc);
|
|
|
|
if (err)
|
|
|
|
goto out_bgpio_remove;
|
|
|
|
|
2011-06-06 23:37:58 +08:00
|
|
|
return 0;
|
2011-01-24 19:57:46 +08:00
|
|
|
|
2011-06-06 22:31:29 +08:00
|
|
|
out_bgpio_remove:
|
|
|
|
bgpio_remove(&port->bgc);
|
2011-06-06 23:37:58 +08:00
|
|
|
out_iounmap:
|
|
|
|
if (iores)
|
|
|
|
iounmap(port->base);
|
|
|
|
out_release_mem:
|
|
|
|
if (iores)
|
|
|
|
release_mem_region(iores->start, resource_size(iores));
|
|
|
|
out_kfree:
|
|
|
|
kfree(port);
|
|
|
|
dev_info(&pdev->dev, "%s failed with errno %d\n", __func__, err);
|
|
|
|
return err;
|
2011-01-24 19:57:46 +08:00
|
|
|
}
|
2011-06-06 23:37:58 +08:00
|
|
|
|
|
|
|
static struct platform_driver mxs_gpio_driver = {
|
|
|
|
.driver = {
|
|
|
|
.name = "gpio-mxs",
|
|
|
|
.owner = THIS_MODULE,
|
|
|
|
},
|
|
|
|
.probe = mxs_gpio_probe,
|
2010-12-18 21:39:31 +08:00
|
|
|
};
|
2011-01-24 19:57:46 +08:00
|
|
|
|
2011-06-06 23:37:58 +08:00
|
|
|
static int __init mxs_gpio_init(void)
|
2011-01-24 19:57:46 +08:00
|
|
|
{
|
2011-06-06 23:37:58 +08:00
|
|
|
return platform_driver_register(&mxs_gpio_driver);
|
2011-01-24 19:57:46 +08:00
|
|
|
}
|
2011-06-06 23:37:58 +08:00
|
|
|
postcore_initcall(mxs_gpio_init);
|
|
|
|
|
|
|
|
MODULE_AUTHOR("Freescale Semiconductor, "
|
|
|
|
"Daniel Mack <danielncaiaq.de>, "
|
|
|
|
"Juergen Beisert <kernel@pengutronix.de>");
|
|
|
|
MODULE_DESCRIPTION("Freescale MXS GPIO");
|
|
|
|
MODULE_LICENSE("GPL");
|