pci: PCIe driver for Marvell Armada 370/XP systems
This driver implements the support for the PCIe interfaces on the
Marvell Armada 370/XP ARM SoCs. In the future, it might be extended to
cover earlier families of Marvell SoCs, such as Dove, Orion and
Kirkwood.
The driver implements the hw_pci operations needed by the core ARM PCI
code to setup PCI devices and get their corresponding IRQs, and the
pci_ops operations that are used by the PCI core to read/write the
configuration space of PCI devices.
Since the PCIe interfaces of Marvell SoCs are completely separate and
not linked together in a bus, this driver sets up an emulated PCI host
bridge, with one PCI-to-PCI bridge as child for each hardware PCIe
interface.
In addition, this driver enumerates the different PCIe slots, and for
those having a device plugged in, it sets up the necessary address
decoding windows, using the mvebu-mbus driver.
Signed-off-by: Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
Acked-by: Bjorn Helgaas <bhelgaas@google.com>
Signed-off-by: Jason Cooper <jason@lakedaemon.net>
2013-05-16 23:55:22 +08:00
|
|
|
menu "PCI host controller drivers"
|
|
|
|
|
depends on PCI
|
|
|
|
|
|
2014-07-23 05:23:45 +08:00
|
|
|
config PCI_DRA7XX
|
|
|
|
|
bool "TI DRA7xx PCIe controller"
|
|
|
|
|
select PCIE_DW
|
|
|
|
|
depends on OF && HAS_IOMEM && TI_PIPE3
|
|
|
|
|
help
|
|
|
|
|
Enables support for the PCIe controller in the DRA7xx SoC. There
|
|
|
|
|
are two instances of PCIe controller in DRA7xx. This controller can
|
|
|
|
|
act both as EP and RC. This reuses the Designware core.
|
|
|
|
|
|
pci: PCIe driver for Marvell Armada 370/XP systems
This driver implements the support for the PCIe interfaces on the
Marvell Armada 370/XP ARM SoCs. In the future, it might be extended to
cover earlier families of Marvell SoCs, such as Dove, Orion and
Kirkwood.
The driver implements the hw_pci operations needed by the core ARM PCI
code to setup PCI devices and get their corresponding IRQs, and the
pci_ops operations that are used by the PCI core to read/write the
configuration space of PCI devices.
Since the PCIe interfaces of Marvell SoCs are completely separate and
not linked together in a bus, this driver sets up an emulated PCI host
bridge, with one PCI-to-PCI bridge as child for each hardware PCIe
interface.
In addition, this driver enumerates the different PCIe slots, and for
those having a device plugged in, it sets up the necessary address
decoding windows, using the mvebu-mbus driver.
Signed-off-by: Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
Acked-by: Bjorn Helgaas <bhelgaas@google.com>
Signed-off-by: Jason Cooper <jason@lakedaemon.net>
2013-05-16 23:55:22 +08:00
|
|
|
config PCI_MVEBU
|
|
|
|
|
bool "Marvell EBU PCIe controller"
|
2014-07-11 05:36:29 +08:00
|
|
|
depends on ARCH_MVEBU || ARCH_DOVE
|
2013-08-09 18:35:50 +08:00
|
|
|
depends on OF
|
pci: PCIe driver for Marvell Armada 370/XP systems
This driver implements the support for the PCIe interfaces on the
Marvell Armada 370/XP ARM SoCs. In the future, it might be extended to
cover earlier families of Marvell SoCs, such as Dove, Orion and
Kirkwood.
The driver implements the hw_pci operations needed by the core ARM PCI
code to setup PCI devices and get their corresponding IRQs, and the
pci_ops operations that are used by the PCI core to read/write the
configuration space of PCI devices.
Since the PCIe interfaces of Marvell SoCs are completely separate and
not linked together in a bus, this driver sets up an emulated PCI host
bridge, with one PCI-to-PCI bridge as child for each hardware PCIe
interface.
In addition, this driver enumerates the different PCIe slots, and for
those having a device plugged in, it sets up the necessary address
decoding windows, using the mvebu-mbus driver.
Signed-off-by: Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
Acked-by: Bjorn Helgaas <bhelgaas@google.com>
Signed-off-by: Jason Cooper <jason@lakedaemon.net>
2013-05-16 23:55:22 +08:00
|
|
|
|
2013-06-21 15:24:54 +08:00
|
|
|
config PCIE_DW
|
|
|
|
|
bool
|
|
|
|
|
|
|
|
|
|
config PCI_EXYNOS
|
|
|
|
|
bool "Samsung Exynos PCIe controller"
|
|
|
|
|
depends on SOC_EXYNOS5440
|
|
|
|
|
select PCIEPORTBUS
|
|
|
|
|
select PCIE_DW
|
|
|
|
|
|
2013-09-26 11:24:47 +08:00
|
|
|
config PCI_IMX6
|
|
|
|
|
bool "Freescale i.MX6 PCIe controller"
|
|
|
|
|
depends on SOC_IMX6Q
|
|
|
|
|
select PCIEPORTBUS
|
|
|
|
|
select PCIE_DW
|
|
|
|
|
|
2013-08-09 22:49:19 +08:00
|
|
|
config PCI_TEGRA
|
|
|
|
|
bool "NVIDIA Tegra PCIe controller"
|
2014-11-12 21:53:37 +08:00
|
|
|
depends on ARCH_TEGRA && !ARM64
|
2014-11-12 21:53:38 +08:00
|
|
|
help
|
|
|
|
|
Say Y here if you want support for the PCIe host controller found
|
|
|
|
|
on NVIDIA Tegra SoCs.
|
2013-08-09 22:49:19 +08:00
|
|
|
|
2013-10-30 00:12:51 +08:00
|
|
|
config PCI_RCAR_GEN2
|
|
|
|
|
bool "Renesas R-Car Gen2 Internal PCI controller"
|
2014-02-18 10:12:01 +08:00
|
|
|
depends on ARCH_SHMOBILE || (ARM && COMPILE_TEST)
|
2013-10-30 00:12:51 +08:00
|
|
|
help
|
|
|
|
|
Say Y here if you want internal PCI support on R-Car Gen2 SoC.
|
|
|
|
|
There are 3 internal PCI controllers available with a single
|
|
|
|
|
built-in EHCI/OHCI host controller present on each one.
|
|
|
|
|
|
2014-05-12 18:57:48 +08:00
|
|
|
config PCI_RCAR_GEN2_PCIE
|
|
|
|
|
bool "Renesas R-Car PCIe controller"
|
|
|
|
|
depends on ARCH_SHMOBILE || (ARM && COMPILE_TEST)
|
|
|
|
|
help
|
|
|
|
|
Say Y here if you want PCIe controller support on R-Car Gen2 SoCs.
|
|
|
|
|
|
2013-11-23 00:14:41 +08:00
|
|
|
config PCI_HOST_GENERIC
|
|
|
|
|
bool "Generic PCI host controller"
|
|
|
|
|
depends on ARM && OF
|
|
|
|
|
help
|
|
|
|
|
Say Y here if you want to support a simple generic PCI host
|
|
|
|
|
controller, such as the one emulated by kvmtool.
|
|
|
|
|
|
2014-02-11 14:09:26 +08:00
|
|
|
config PCIE_SPEAR13XX
|
2014-08-18 12:09:16 +08:00
|
|
|
bool "STMicroelectronics SPEAr PCIe controller"
|
2014-02-11 14:09:26 +08:00
|
|
|
depends on ARCH_SPEAR13XX
|
|
|
|
|
select PCIEPORTBUS
|
|
|
|
|
select PCIE_DW
|
|
|
|
|
help
|
|
|
|
|
Say Y here if you want PCIe support on SPEAr13XX SoCs.
|
|
|
|
|
|
2014-09-03 07:26:19 +08:00
|
|
|
config PCI_KEYSTONE
|
|
|
|
|
bool "TI Keystone PCIe controller"
|
|
|
|
|
depends on ARCH_KEYSTONE
|
|
|
|
|
select PCIE_DW
|
|
|
|
|
select PCIEPORTBUS
|
|
|
|
|
help
|
|
|
|
|
Say Y here if you want to enable PCI controller support on Keystone
|
|
|
|
|
SoCs. The PCI controller on Keystone is based on Designware hardware
|
|
|
|
|
and therefore the driver re-uses the Designware core functions to
|
|
|
|
|
implement the driver.
|
2014-09-06 00:57:20 +08:00
|
|
|
|
2014-08-21 00:26:02 +08:00
|
|
|
config PCIE_XILINX
|
|
|
|
|
bool "Xilinx AXI PCIe host bridge support"
|
|
|
|
|
depends on ARCH_ZYNQ
|
|
|
|
|
help
|
|
|
|
|
Say 'Y' here if you want kernel to support the Xilinx AXI PCIe
|
|
|
|
|
Host Bridge driver.
|
|
|
|
|
|
2014-10-02 03:01:35 +08:00
|
|
|
config PCI_XGENE
|
|
|
|
|
bool "X-Gene PCIe controller"
|
|
|
|
|
depends on ARCH_XGENE
|
|
|
|
|
depends on OF
|
|
|
|
|
select PCIEPORTBUS
|
|
|
|
|
help
|
|
|
|
|
Say Y here if you want internal PCI support on APM X-Gene SoC.
|
|
|
|
|
There are 5 internal PCIe ports available. Each port is GEN3 capable
|
|
|
|
|
and have varied lanes from x1 to x8.
|
|
|
|
|
|
2014-11-05 16:45:11 +08:00
|
|
|
config PCI_LAYERSCAPE
|
|
|
|
|
bool "Freescale Layerscape PCIe controller"
|
|
|
|
|
depends on OF && ARM
|
|
|
|
|
select PCIE_DW
|
|
|
|
|
select MFD_SYSCON
|
|
|
|
|
help
|
|
|
|
|
Say Y here if you want PCIe controller support on Layerscape SoCs.
|
|
|
|
|
|
pci: PCIe driver for Marvell Armada 370/XP systems
This driver implements the support for the PCIe interfaces on the
Marvell Armada 370/XP ARM SoCs. In the future, it might be extended to
cover earlier families of Marvell SoCs, such as Dove, Orion and
Kirkwood.
The driver implements the hw_pci operations needed by the core ARM PCI
code to setup PCI devices and get their corresponding IRQs, and the
pci_ops operations that are used by the PCI core to read/write the
configuration space of PCI devices.
Since the PCIe interfaces of Marvell SoCs are completely separate and
not linked together in a bus, this driver sets up an emulated PCI host
bridge, with one PCI-to-PCI bridge as child for each hardware PCIe
interface.
In addition, this driver enumerates the different PCIe slots, and for
those having a device plugged in, it sets up the necessary address
decoding windows, using the mvebu-mbus driver.
Signed-off-by: Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
Acked-by: Bjorn Helgaas <bhelgaas@google.com>
Signed-off-by: Jason Cooper <jason@lakedaemon.net>
2013-05-16 23:55:22 +08:00
|
|
|
endmenu
|