2019-01-17 16:23:50 +08:00
|
|
|
# SPDX-License-Identifier: GPL-2.0
|
|
|
|
|
|
usb: Introduce DesignWare USB3 DRD Driver
The DesignWare USB3 is a highly
configurable IP Core which can be
instantiated as Dual-Role Device (DRD),
Peripheral Only and Host Only (XHCI)
configurations.
Several other parameters can be configured
like amount of FIFO space, amount of TX and
RX endpoints, amount of Host Interrupters,
etc.
The current driver has been validated with
a virtual model of version 1.73a of that core
and with an FPGA burned with version 1.83a
of the DRD core. We have support for PCIe
bus, which is used on FPGA prototyping, and
for the OMAP5, more adaptation (or glue)
layers can be easily added and the driver
is half prepared to handle any possible
configuration the HW engineer has chosen
considering we have the information on
one of the GHWPARAMS registers to do
runtime checking of certain features.
More runtime checks can, and should, be added
in order to make this driver even more flexible
with regards to number of endpoints, FIFO sizes,
transfer types, etc.
While this supports only the device side, for
now, we will add support for Host side (xHCI -
see the updated series Sebastian has sent [1])
and OTG after we have it all stabilized.
[1] http://marc.info/?l=linux-usb&m=131341992020339&w=2
Signed-off-by: Felipe Balbi <balbi@ti.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
2011-08-19 23:10:58 +08:00
|
|
|
config USB_DWC3
|
|
|
|
|
tristate "DesignWare USB3 DRD Core Support"
|
2013-08-30 15:39:53 +08:00
|
|
|
depends on (USB || USB_GADGET) && HAS_DMA
|
2016-07-22 16:23:18 +08:00
|
|
|
select USB_XHCI_PLATFORM if USB_XHCI_HCD
|
usb: Introduce DesignWare USB3 DRD Driver
The DesignWare USB3 is a highly
configurable IP Core which can be
instantiated as Dual-Role Device (DRD),
Peripheral Only and Host Only (XHCI)
configurations.
Several other parameters can be configured
like amount of FIFO space, amount of TX and
RX endpoints, amount of Host Interrupters,
etc.
The current driver has been validated with
a virtual model of version 1.73a of that core
and with an FPGA burned with version 1.83a
of the DRD core. We have support for PCIe
bus, which is used on FPGA prototyping, and
for the OMAP5, more adaptation (or glue)
layers can be easily added and the driver
is half prepared to handle any possible
configuration the HW engineer has chosen
considering we have the information on
one of the GHWPARAMS registers to do
runtime checking of certain features.
More runtime checks can, and should, be added
in order to make this driver even more flexible
with regards to number of endpoints, FIFO sizes,
transfer types, etc.
While this supports only the device side, for
now, we will add support for Host side (xHCI -
see the updated series Sebastian has sent [1])
and OTG after we have it all stabilized.
[1] http://marc.info/?l=linux-usb&m=131341992020339&w=2
Signed-off-by: Felipe Balbi <balbi@ti.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
2011-08-19 23:10:58 +08:00
|
|
|
help
|
|
|
|
|
Say Y or M here if your system has a Dual Role SuperSpeed
|
|
|
|
|
USB controller based on the DesignWare USB3 IP Core.
|
|
|
|
|
|
|
|
|
|
If you choose to build this driver is a dynamically linked
|
|
|
|
|
module, the module will be called dwc3.ko.
|
|
|
|
|
|
|
|
|
|
if USB_DWC3
|
|
|
|
|
|
2015-05-13 20:26:51 +08:00
|
|
|
config USB_DWC3_ULPI
|
|
|
|
|
bool "Register ULPI PHY Interface"
|
2015-06-12 21:16:21 +08:00
|
|
|
depends on USB_ULPI_BUS=y || USB_ULPI_BUS=USB_DWC3
|
2015-05-13 20:26:51 +08:00
|
|
|
help
|
|
|
|
|
Select this if you have ULPI type PHY attached to your DWC3
|
|
|
|
|
controller.
|
|
|
|
|
|
2013-01-15 18:39:21 +08:00
|
|
|
choice
|
|
|
|
|
bool "DWC3 Mode Selection"
|
|
|
|
|
default USB_DWC3_DUAL_ROLE if (USB && USB_GADGET)
|
|
|
|
|
default USB_DWC3_HOST if (USB && !USB_GADGET)
|
|
|
|
|
default USB_DWC3_GADGET if (!USB && USB_GADGET)
|
|
|
|
|
|
|
|
|
|
config USB_DWC3_HOST
|
|
|
|
|
bool "Host only mode"
|
2013-05-14 20:02:16 +08:00
|
|
|
depends on USB=y || USB=USB_DWC3
|
2013-01-15 18:39:21 +08:00
|
|
|
help
|
|
|
|
|
Select this when you want to use DWC3 in host mode only,
|
|
|
|
|
thereby the gadget feature will be regressed.
|
|
|
|
|
|
|
|
|
|
config USB_DWC3_GADGET
|
|
|
|
|
bool "Gadget only mode"
|
2013-05-14 20:02:16 +08:00
|
|
|
depends on USB_GADGET=y || USB_GADGET=USB_DWC3
|
2013-01-15 18:39:21 +08:00
|
|
|
help
|
|
|
|
|
Select this when you want to use DWC3 in gadget mode only,
|
|
|
|
|
thereby the host feature will be regressed.
|
|
|
|
|
|
|
|
|
|
config USB_DWC3_DUAL_ROLE
|
|
|
|
|
bool "Dual Role mode"
|
2013-05-14 20:02:16 +08:00
|
|
|
depends on ((USB=y || USB=USB_DWC3) && (USB_GADGET=y || USB_GADGET=USB_DWC3))
|
2017-04-05 18:39:31 +08:00
|
|
|
depends on (EXTCON=y || EXTCON=USB_DWC3)
|
2013-01-15 18:39:21 +08:00
|
|
|
help
|
|
|
|
|
This is the default mode of working of DWC3 controller where
|
|
|
|
|
both host and gadget features are enabled.
|
|
|
|
|
|
|
|
|
|
endchoice
|
|
|
|
|
|
2013-06-26 20:14:06 +08:00
|
|
|
comment "Platform Glue Driver Support"
|
|
|
|
|
|
|
|
|
|
config USB_DWC3_OMAP
|
|
|
|
|
tristate "Texas Instruments OMAP5 and similar Platforms"
|
2014-04-08 16:42:40 +08:00
|
|
|
depends on EXTCON && (ARCH_OMAP2PLUS || COMPILE_TEST)
|
2014-05-22 12:01:37 +08:00
|
|
|
depends on OF
|
2013-06-26 20:14:06 +08:00
|
|
|
default USB_DWC3
|
|
|
|
|
help
|
|
|
|
|
Some platforms from Texas Instruments like OMAP5, DRA7xxx and
|
|
|
|
|
AM437x use this IP for USB2/3 functionality.
|
|
|
|
|
|
|
|
|
|
Say 'Y' or 'M' here if you have one such device
|
|
|
|
|
|
|
|
|
|
config USB_DWC3_EXYNOS
|
|
|
|
|
tristate "Samsung Exynos Platform"
|
2016-09-30 20:01:45 +08:00
|
|
|
depends on (ARCH_EXYNOS || COMPILE_TEST) && OF
|
2013-06-26 20:14:06 +08:00
|
|
|
default USB_DWC3
|
|
|
|
|
help
|
|
|
|
|
Recent Exynos5 SoCs ship with one DesignWare Core USB3 IP inside,
|
|
|
|
|
say 'Y' or 'M' if you have one such device.
|
|
|
|
|
|
|
|
|
|
config USB_DWC3_PCI
|
|
|
|
|
tristate "PCIe-based Platforms"
|
2017-02-25 19:20:55 +08:00
|
|
|
depends on USB_PCI && ACPI
|
2013-06-26 20:14:06 +08:00
|
|
|
default USB_DWC3
|
|
|
|
|
help
|
2018-06-13 05:26:43 +08:00
|
|
|
If you're using the DesignWare Core IP with a PCIe (but not HAPS
|
|
|
|
|
platform), please say 'Y' or 'M' here.
|
2013-06-26 20:14:06 +08:00
|
|
|
|
2018-06-13 05:26:43 +08:00
|
|
|
config USB_DWC3_HAPS
|
|
|
|
|
tristate "Synopsys PCIe-based HAPS Platforms"
|
|
|
|
|
depends on USB_PCI
|
|
|
|
|
default USB_DWC3
|
|
|
|
|
help
|
|
|
|
|
If you're using the DesignWare Core IP with a Synopsys PCIe HAPS
|
|
|
|
|
platform, please say 'Y' or 'M' here.
|
2013-06-26 20:14:06 +08:00
|
|
|
|
2013-12-13 01:25:29 +08:00
|
|
|
config USB_DWC3_KEYSTONE
|
2019-01-10 23:04:30 +08:00
|
|
|
tristate "Texas Instruments Keystone2/AM654 Platforms"
|
|
|
|
|
depends on ARCH_KEYSTONE || ARCH_K3 || COMPILE_TEST
|
2013-12-13 01:25:29 +08:00
|
|
|
default USB_DWC3
|
|
|
|
|
help
|
2019-01-10 23:04:30 +08:00
|
|
|
Support of USB2/3 functionality in TI Keystone2 and AM654 platforms.
|
2013-12-13 01:25:29 +08:00
|
|
|
Say 'Y' or 'M' here if you have one such device
|
|
|
|
|
|
2015-11-19 03:15:20 +08:00
|
|
|
config USB_DWC3_OF_SIMPLE
|
|
|
|
|
tristate "Generic OF Simple Glue Layer"
|
|
|
|
|
depends on OF && COMMON_CLK
|
|
|
|
|
default USB_DWC3
|
|
|
|
|
help
|
|
|
|
|
Support USB2/3 functionality in simple SoC integrations.
|
|
|
|
|
Currently supports Xilinx and Qualcomm DWC USB3 IP.
|
|
|
|
|
Say 'Y' or 'M' if you have one such device.
|
|
|
|
|
|
2014-09-05 23:36:30 +08:00
|
|
|
config USB_DWC3_ST
|
|
|
|
|
tristate "STMicroelectronics Platforms"
|
2016-09-30 20:01:45 +08:00
|
|
|
depends on (ARCH_STI || COMPILE_TEST) && OF
|
2014-09-05 23:36:30 +08:00
|
|
|
default USB_DWC3
|
|
|
|
|
help
|
|
|
|
|
STMicroelectronics SoCs with one DesignWare Core USB3 IP
|
|
|
|
|
inside (i.e. STiH407).
|
|
|
|
|
Say 'Y' or 'M' if you have one such device.
|
|
|
|
|
|
2018-05-10 01:39:20 +08:00
|
|
|
config USB_DWC3_QCOM
|
|
|
|
|
tristate "Qualcomm Platform"
|
2018-09-13 17:37:31 +08:00
|
|
|
depends on EXTCON && (ARCH_QCOM || COMPILE_TEST)
|
2018-05-10 01:39:20 +08:00
|
|
|
depends on OF
|
|
|
|
|
default USB_DWC3
|
|
|
|
|
help
|
|
|
|
|
Some Qualcomm SoCs use DesignWare Core IP for USB2/3
|
|
|
|
|
functionality.
|
|
|
|
|
This driver also handles Qscratch wrapper which is needed
|
|
|
|
|
for peripheral mode support.
|
|
|
|
|
Say 'Y' or 'M' if you have one such device.
|
|
|
|
|
|
usb: Introduce DesignWare USB3 DRD Driver
The DesignWare USB3 is a highly
configurable IP Core which can be
instantiated as Dual-Role Device (DRD),
Peripheral Only and Host Only (XHCI)
configurations.
Several other parameters can be configured
like amount of FIFO space, amount of TX and
RX endpoints, amount of Host Interrupters,
etc.
The current driver has been validated with
a virtual model of version 1.73a of that core
and with an FPGA burned with version 1.83a
of the DRD core. We have support for PCIe
bus, which is used on FPGA prototyping, and
for the OMAP5, more adaptation (or glue)
layers can be easily added and the driver
is half prepared to handle any possible
configuration the HW engineer has chosen
considering we have the information on
one of the GHWPARAMS registers to do
runtime checking of certain features.
More runtime checks can, and should, be added
in order to make this driver even more flexible
with regards to number of endpoints, FIFO sizes,
transfer types, etc.
While this supports only the device side, for
now, we will add support for Host side (xHCI -
see the updated series Sebastian has sent [1])
and OTG after we have it all stabilized.
[1] http://marc.info/?l=linux-usb&m=131341992020339&w=2
Signed-off-by: Felipe Balbi <balbi@ti.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
2011-08-19 23:10:58 +08:00
|
|
|
endif
|