2019-05-27 14:55:08 +08:00
|
|
|
// SPDX-License-Identifier: GPL-2.0-or-later
|
2013-07-04 17:22:26 +08:00
|
|
|
/*
|
|
|
|
* Copyright (C) 2013 Freescale Semiconductor, Inc.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/clk-provider.h>
|
|
|
|
#include <linux/err.h>
|
|
|
|
#include <linux/io.h>
|
|
|
|
#include <linux/slab.h>
|
|
|
|
#include "clk.h"
|
|
|
|
|
|
|
|
#define div_mask(d) ((1 << (d->width)) - 1)
|
|
|
|
|
|
|
|
/**
|
|
|
|
* struct clk_fixup_div - imx integer fixup divider clock
|
|
|
|
* @divider: the parent class
|
|
|
|
* @ops: pointer to clk_ops of parent class
|
|
|
|
* @fixup: a hook to fixup the write value
|
|
|
|
*
|
|
|
|
* The imx fixup divider clock is a subclass of basic clk_divider
|
|
|
|
* with an addtional fixup hook.
|
|
|
|
*/
|
|
|
|
struct clk_fixup_div {
|
|
|
|
struct clk_divider divider;
|
|
|
|
const struct clk_ops *ops;
|
|
|
|
void (*fixup)(u32 *val);
|
|
|
|
};
|
|
|
|
|
|
|
|
static inline struct clk_fixup_div *to_clk_fixup_div(struct clk_hw *hw)
|
|
|
|
{
|
2016-01-08 23:51:46 +08:00
|
|
|
struct clk_divider *divider = to_clk_divider(hw);
|
2013-07-04 17:22:26 +08:00
|
|
|
|
|
|
|
return container_of(divider, struct clk_fixup_div, divider);
|
|
|
|
}
|
|
|
|
|
|
|
|
static unsigned long clk_fixup_div_recalc_rate(struct clk_hw *hw,
|
|
|
|
unsigned long parent_rate)
|
|
|
|
{
|
|
|
|
struct clk_fixup_div *fixup_div = to_clk_fixup_div(hw);
|
|
|
|
|
|
|
|
return fixup_div->ops->recalc_rate(&fixup_div->divider.hw, parent_rate);
|
|
|
|
}
|
|
|
|
|
|
|
|
static long clk_fixup_div_round_rate(struct clk_hw *hw, unsigned long rate,
|
|
|
|
unsigned long *prate)
|
|
|
|
{
|
|
|
|
struct clk_fixup_div *fixup_div = to_clk_fixup_div(hw);
|
|
|
|
|
|
|
|
return fixup_div->ops->round_rate(&fixup_div->divider.hw, rate, prate);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int clk_fixup_div_set_rate(struct clk_hw *hw, unsigned long rate,
|
|
|
|
unsigned long parent_rate)
|
|
|
|
{
|
|
|
|
struct clk_fixup_div *fixup_div = to_clk_fixup_div(hw);
|
2016-01-08 23:51:46 +08:00
|
|
|
struct clk_divider *div = to_clk_divider(hw);
|
2013-07-04 17:22:26 +08:00
|
|
|
unsigned int divider, value;
|
2020-02-12 17:03:00 +08:00
|
|
|
unsigned long flags;
|
2013-07-04 17:22:26 +08:00
|
|
|
u32 val;
|
|
|
|
|
|
|
|
divider = parent_rate / rate;
|
|
|
|
|
|
|
|
/* Zero based divider */
|
|
|
|
value = divider - 1;
|
|
|
|
|
|
|
|
if (value > div_mask(div))
|
|
|
|
value = div_mask(div);
|
|
|
|
|
|
|
|
spin_lock_irqsave(div->lock, flags);
|
|
|
|
|
|
|
|
val = readl(div->reg);
|
|
|
|
val &= ~(div_mask(div) << div->shift);
|
|
|
|
val |= value << div->shift;
|
|
|
|
fixup_div->fixup(&val);
|
|
|
|
writel(val, div->reg);
|
|
|
|
|
|
|
|
spin_unlock_irqrestore(div->lock, flags);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static const struct clk_ops clk_fixup_div_ops = {
|
|
|
|
.recalc_rate = clk_fixup_div_recalc_rate,
|
|
|
|
.round_rate = clk_fixup_div_round_rate,
|
|
|
|
.set_rate = clk_fixup_div_set_rate,
|
|
|
|
};
|
|
|
|
|
2019-05-29 20:26:44 +08:00
|
|
|
struct clk_hw *imx_clk_hw_fixup_divider(const char *name, const char *parent,
|
2013-07-04 17:22:26 +08:00
|
|
|
void __iomem *reg, u8 shift, u8 width,
|
|
|
|
void (*fixup)(u32 *val))
|
|
|
|
{
|
|
|
|
struct clk_fixup_div *fixup_div;
|
2019-05-29 20:26:44 +08:00
|
|
|
struct clk_hw *hw;
|
2013-07-04 17:22:26 +08:00
|
|
|
struct clk_init_data init;
|
2019-05-29 20:26:44 +08:00
|
|
|
int ret;
|
2013-07-04 17:22:26 +08:00
|
|
|
|
|
|
|
if (!fixup)
|
|
|
|
return ERR_PTR(-EINVAL);
|
|
|
|
|
|
|
|
fixup_div = kzalloc(sizeof(*fixup_div), GFP_KERNEL);
|
|
|
|
if (!fixup_div)
|
|
|
|
return ERR_PTR(-ENOMEM);
|
|
|
|
|
|
|
|
init.name = name;
|
|
|
|
init.ops = &clk_fixup_div_ops;
|
|
|
|
init.flags = CLK_SET_RATE_PARENT;
|
|
|
|
init.parent_names = parent ? &parent : NULL;
|
|
|
|
init.num_parents = parent ? 1 : 0;
|
|
|
|
|
|
|
|
fixup_div->divider.reg = reg;
|
|
|
|
fixup_div->divider.shift = shift;
|
|
|
|
fixup_div->divider.width = width;
|
|
|
|
fixup_div->divider.lock = &imx_ccm_lock;
|
|
|
|
fixup_div->divider.hw.init = &init;
|
|
|
|
fixup_div->ops = &clk_divider_ops;
|
|
|
|
fixup_div->fixup = fixup;
|
|
|
|
|
2019-05-29 20:26:44 +08:00
|
|
|
hw = &fixup_div->divider.hw;
|
|
|
|
|
|
|
|
ret = clk_hw_register(NULL, hw);
|
|
|
|
if (ret) {
|
2013-07-04 17:22:26 +08:00
|
|
|
kfree(fixup_div);
|
2019-05-29 20:26:44 +08:00
|
|
|
return ERR_PTR(ret);
|
|
|
|
}
|
2013-07-04 17:22:26 +08:00
|
|
|
|
2019-05-29 20:26:44 +08:00
|
|
|
return hw;
|
2013-07-04 17:22:26 +08:00
|
|
|
}
|