2019-06-04 16:11:33 +08:00
|
|
|
// SPDX-License-Identifier: GPL-2.0-only
|
2009-09-04 01:14:05 +08:00
|
|
|
/*
|
2010-02-23 13:09:32 +08:00
|
|
|
* omap_hwmod_2420_data.c - hardware modules present on the OMAP2420 chips
|
2009-09-04 01:14:05 +08:00
|
|
|
*
|
2011-07-10 09:14:05 +08:00
|
|
|
* Copyright (C) 2009-2011 Nokia Corporation
|
2012-04-19 18:04:31 +08:00
|
|
|
* Copyright (C) 2012 Texas Instruments, Inc.
|
2009-09-04 01:14:05 +08:00
|
|
|
* Paul Walmsley
|
|
|
|
*
|
|
|
|
* XXX handle crossbar/shared link difference for L3?
|
2010-02-23 13:09:32 +08:00
|
|
|
* XXX these should be marked initdata for multi-OMAP kernels
|
2009-09-04 01:14:05 +08:00
|
|
|
*/
|
2012-10-09 00:11:22 +08:00
|
|
|
|
2018-04-20 04:00:10 +08:00
|
|
|
#include <linux/platform_data/i2c-omap.h>
|
2012-10-03 08:41:35 +08:00
|
|
|
|
|
|
|
#include "omap_hwmod.h"
|
2012-09-21 02:42:02 +08:00
|
|
|
#include "l3_2xxx.h"
|
2012-09-21 02:42:07 +08:00
|
|
|
#include "l4_2xxx.h"
|
2009-09-04 01:14:05 +08:00
|
|
|
|
2010-02-23 13:09:34 +08:00
|
|
|
#include "omap_hwmod_common_data.h"
|
|
|
|
|
2010-09-23 22:32:39 +08:00
|
|
|
#include "cm-regbits-24xx.h"
|
2010-09-30 05:10:12 +08:00
|
|
|
#include "prm-regbits-24xx.h"
|
2012-10-09 00:11:22 +08:00
|
|
|
#include "i2c.h"
|
2012-10-16 03:09:43 +08:00
|
|
|
#include "mmc.h"
|
2012-10-16 03:50:46 +08:00
|
|
|
#include "serial.h"
|
OMAP2+: wd_timer: disable on boot via hwmod postsetup mechanism
The OMAP watchdog timer IP blocks require a specific set of register
writes to occur before they will be disabled[1], even if the device
clocks appear to be disabled in the CM_*CLKEN registers. In the MPU
watchdog case, failure to execute this reset sequence will eventually
cause the watchdog to reset the OMAP unexpectedly.
Previously, the code to disable this watchdog was manually called from
mach-omap2/devices.c during device initialization. This causes the
watchdog to be unconditionally disabled for a portion of kernel
initialization. This should be controllable by the board-*.c files,
since some system integrators will want full watchdog coverage of
kernel initialization. Also, the watchdog disable code was not
connected to the hwmod shutdown code. This means that calling
omap_hwmod_shutdown() will not, in fact, disable the watchdog, and the
goal of omap_hwmod_shutdown() is to be able to shutdown any on-chip
OMAP device.
To resolve the latter problem, populate the pre_shutdown pointer in
the watchdog timer hwmod classes with a function that executes the
watchdog shutdown sequence. This allows the hwmod code to fully
disable the watchdog.
Then, to allow some board files to support watchdog coverage
throughout kernel initialization, add common code to mach-omap2/io.c
to cause the MPU watchdog to be disabled on boot unless a board file
specifically requests it to remain enabled. Board files can do this
by changing the watchdog timer hwmod's postsetup state between the
omap2_init_common_infrastructure() and omap2_init_common_devices()
function calls.
1. OMAP34xx Multimedia Device Silicon Revision 3.1.x Rev. ZH
[SWPU222H], Section 16.4.3.6, "Start/Stop Sequence for WDTs (Using
WDTi.WSPR Register)"
Signed-off-by: Paul Walmsley <paul@pwsan.com>
Cc: Benoît Cousson <b-cousson@ti.com>
Cc: Kevin Hilman <khilman@deeprootsystems.com>
Cc: Charulatha Varadarajan <charu@ti.com>
2010-12-22 06:39:15 +08:00
|
|
|
#include "wd_timer.h"
|
2009-09-04 01:14:05 +08:00
|
|
|
|
2010-02-23 13:09:32 +08:00
|
|
|
/*
|
|
|
|
* OMAP2420 hardware module integration data
|
|
|
|
*
|
2012-04-19 18:04:33 +08:00
|
|
|
* All of the data in this section should be autogeneratable from the
|
2010-02-23 13:09:32 +08:00
|
|
|
* TI hardware database or other technical documentation. Data that
|
|
|
|
* is driver-specific or driver-kernel integration-specific belongs
|
|
|
|
* elsewhere.
|
|
|
|
*/
|
|
|
|
|
2012-04-19 18:04:33 +08:00
|
|
|
/*
|
|
|
|
* IP blocks
|
|
|
|
*/
|
2011-02-22 15:50:36 +08:00
|
|
|
|
2012-04-19 18:04:38 +08:00
|
|
|
/* IVA1 (IVA1) */
|
|
|
|
static struct omap_hwmod_class iva1_hwmod_class = {
|
|
|
|
.name = "iva1",
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct omap_hwmod_rst_info omap2420_iva_resets[] = {
|
|
|
|
{ .name = "iva", .rst_shift = 8 },
|
|
|
|
};
|
|
|
|
|
2010-07-27 06:34:33 +08:00
|
|
|
static struct omap_hwmod omap2420_iva_hwmod = {
|
|
|
|
.name = "iva",
|
2012-04-19 18:04:38 +08:00
|
|
|
.class = &iva1_hwmod_class,
|
|
|
|
.clkdm_name = "iva1_clkdm",
|
|
|
|
.rst_lines = omap2420_iva_resets,
|
|
|
|
.rst_lines_cnt = ARRAY_SIZE(omap2420_iva_resets),
|
|
|
|
.main_clk = "iva1_ifck",
|
|
|
|
};
|
|
|
|
|
|
|
|
/* DSP */
|
|
|
|
static struct omap_hwmod_class dsp_hwmod_class = {
|
|
|
|
.name = "dsp",
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct omap_hwmod_rst_info omap2420_dsp_resets[] = {
|
|
|
|
{ .name = "logic", .rst_shift = 0 },
|
|
|
|
{ .name = "mmu", .rst_shift = 1 },
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct omap_hwmod omap2420_dsp_hwmod = {
|
|
|
|
.name = "dsp",
|
|
|
|
.class = &dsp_hwmod_class,
|
|
|
|
.clkdm_name = "dsp_clkdm",
|
|
|
|
.rst_lines = omap2420_dsp_resets,
|
|
|
|
.rst_lines_cnt = ARRAY_SIZE(omap2420_dsp_resets),
|
|
|
|
.main_clk = "dsp_fck",
|
2010-07-27 06:34:33 +08:00
|
|
|
};
|
|
|
|
|
2010-09-30 05:10:12 +08:00
|
|
|
/* I2C common */
|
|
|
|
static struct omap_hwmod_class_sysconfig i2c_sysc = {
|
|
|
|
.rev_offs = 0x00,
|
|
|
|
.sysc_offs = 0x20,
|
|
|
|
.syss_offs = 0x10,
|
2011-03-04 05:22:46 +08:00
|
|
|
.sysc_flags = (SYSC_HAS_SOFTRESET | SYSS_HAS_RESET_STATUS),
|
2010-09-30 05:10:12 +08:00
|
|
|
.sysc_fields = &omap_hwmod_sysc_type1,
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct omap_hwmod_class i2c_class = {
|
|
|
|
.name = "i2c",
|
|
|
|
.sysc = &i2c_sysc,
|
2011-07-10 19:27:16 +08:00
|
|
|
.reset = &omap_i2c_reset,
|
2010-09-30 05:10:12 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
/* I2C1 */
|
|
|
|
static struct omap_hwmod omap2420_i2c1_hwmod = {
|
|
|
|
.name = "i2c1",
|
|
|
|
.main_clk = "i2c1_fck",
|
|
|
|
.prcm = {
|
|
|
|
.omap2 = {
|
|
|
|
.module_offs = CORE_MOD,
|
|
|
|
.idlest_reg_id = 1,
|
|
|
|
.idlest_idle_bit = OMAP2420_ST_I2C1_SHIFT,
|
|
|
|
},
|
|
|
|
},
|
|
|
|
.class = &i2c_class,
|
2013-01-26 15:48:56 +08:00
|
|
|
/*
|
|
|
|
* From mach-omap2/pm24xx.c: "Putting MPU into the WFI state
|
|
|
|
* while a transfer is active seems to cause the I2C block to
|
|
|
|
* timeout. Why? Good question."
|
|
|
|
*/
|
|
|
|
.flags = (HWMOD_16BIT_REG | HWMOD_BLOCK_WFI),
|
2010-09-30 05:10:12 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
/* I2C2 */
|
|
|
|
static struct omap_hwmod omap2420_i2c2_hwmod = {
|
|
|
|
.name = "i2c2",
|
|
|
|
.main_clk = "i2c2_fck",
|
|
|
|
.prcm = {
|
|
|
|
.omap2 = {
|
|
|
|
.module_offs = CORE_MOD,
|
|
|
|
.idlest_reg_id = 1,
|
|
|
|
.idlest_idle_bit = OMAP2420_ST_I2C2_SHIFT,
|
|
|
|
},
|
|
|
|
},
|
|
|
|
.class = &i2c_class,
|
|
|
|
.flags = HWMOD_16BIT_REG,
|
|
|
|
};
|
|
|
|
|
2011-02-25 04:51:32 +08:00
|
|
|
/* mailbox */
|
|
|
|
static struct omap_hwmod omap2420_mailbox_hwmod = {
|
|
|
|
.name = "mailbox",
|
2011-07-10 09:14:08 +08:00
|
|
|
.class = &omap2xxx_mailbox_hwmod_class,
|
2011-02-25 04:51:32 +08:00
|
|
|
.main_clk = "mailboxes_ick",
|
|
|
|
.prcm = {
|
|
|
|
.omap2 = {
|
|
|
|
.module_offs = CORE_MOD,
|
|
|
|
.idlest_reg_id = 1,
|
|
|
|
.idlest_idle_bit = OMAP24XX_ST_MAILBOXES_SHIFT,
|
|
|
|
},
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
2011-02-25 04:51:46 +08:00
|
|
|
/*
|
|
|
|
* 'mcbsp' class
|
|
|
|
* multi channel buffered serial port controller
|
|
|
|
*/
|
|
|
|
|
|
|
|
static struct omap_hwmod_class omap2420_mcbsp_hwmod_class = {
|
|
|
|
.name = "mcbsp",
|
|
|
|
};
|
|
|
|
|
2012-06-19 06:18:42 +08:00
|
|
|
static struct omap_hwmod_opt_clk mcbsp_opt_clks[] = {
|
|
|
|
{ .role = "pad_fck", .clk = "mcbsp_clks" },
|
|
|
|
{ .role = "prcm_fck", .clk = "func_96m_ck" },
|
|
|
|
};
|
|
|
|
|
2011-02-25 04:51:46 +08:00
|
|
|
/* mcbsp1 */
|
|
|
|
static struct omap_hwmod omap2420_mcbsp1_hwmod = {
|
|
|
|
.name = "mcbsp1",
|
|
|
|
.class = &omap2420_mcbsp_hwmod_class,
|
|
|
|
.main_clk = "mcbsp1_fck",
|
|
|
|
.prcm = {
|
|
|
|
.omap2 = {
|
|
|
|
.module_offs = CORE_MOD,
|
|
|
|
.idlest_reg_id = 1,
|
|
|
|
.idlest_idle_bit = OMAP24XX_ST_MCBSP1_SHIFT,
|
|
|
|
},
|
|
|
|
},
|
2012-06-19 06:18:42 +08:00
|
|
|
.opt_clks = mcbsp_opt_clks,
|
|
|
|
.opt_clks_cnt = ARRAY_SIZE(mcbsp_opt_clks),
|
2011-02-25 04:51:46 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
/* mcbsp2 */
|
|
|
|
static struct omap_hwmod omap2420_mcbsp2_hwmod = {
|
|
|
|
.name = "mcbsp2",
|
|
|
|
.class = &omap2420_mcbsp_hwmod_class,
|
|
|
|
.main_clk = "mcbsp2_fck",
|
|
|
|
.prcm = {
|
|
|
|
.omap2 = {
|
|
|
|
.module_offs = CORE_MOD,
|
|
|
|
.idlest_reg_id = 1,
|
|
|
|
.idlest_idle_bit = OMAP24XX_ST_MCBSP2_SHIFT,
|
|
|
|
},
|
|
|
|
},
|
2012-06-19 06:18:42 +08:00
|
|
|
.opt_clks = mcbsp_opt_clks,
|
|
|
|
.opt_clks_cnt = ARRAY_SIZE(mcbsp_opt_clks),
|
2012-04-19 18:04:31 +08:00
|
|
|
};
|
|
|
|
|
2012-05-09 07:23:33 +08:00
|
|
|
static struct omap_hwmod_class_sysconfig omap2420_msdi_sysc = {
|
|
|
|
.rev_offs = 0x3c,
|
|
|
|
.sysc_offs = 0x64,
|
|
|
|
.syss_offs = 0x68,
|
|
|
|
.sysc_flags = (SYSC_HAS_SOFTRESET | SYSS_HAS_RESET_STATUS),
|
|
|
|
.sysc_fields = &omap_hwmod_sysc_type1,
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct omap_hwmod_class omap2420_msdi_hwmod_class = {
|
|
|
|
.name = "msdi",
|
|
|
|
.sysc = &omap2420_msdi_sysc,
|
|
|
|
.reset = &omap_msdi_reset,
|
|
|
|
};
|
|
|
|
|
|
|
|
/* msdi1 */
|
|
|
|
static struct omap_hwmod omap2420_msdi1_hwmod = {
|
|
|
|
.name = "msdi1",
|
|
|
|
.class = &omap2420_msdi_hwmod_class,
|
|
|
|
.main_clk = "mmc_fck",
|
|
|
|
.prcm = {
|
|
|
|
.omap2 = {
|
|
|
|
.module_offs = CORE_MOD,
|
|
|
|
.idlest_reg_id = 1,
|
|
|
|
.idlest_idle_bit = OMAP2420_ST_MMC_SHIFT,
|
|
|
|
},
|
|
|
|
},
|
|
|
|
.flags = HWMOD_16BIT_REG,
|
|
|
|
};
|
|
|
|
|
2012-05-09 01:34:28 +08:00
|
|
|
/* HDQ1W/1-wire */
|
|
|
|
static struct omap_hwmod omap2420_hdq1w_hwmod = {
|
|
|
|
.name = "hdq1w",
|
|
|
|
.main_clk = "hdq_fck",
|
|
|
|
.prcm = {
|
|
|
|
.omap2 = {
|
|
|
|
.module_offs = CORE_MOD,
|
|
|
|
.idlest_reg_id = 1,
|
|
|
|
.idlest_idle_bit = OMAP24XX_ST_HDQ_SHIFT,
|
|
|
|
},
|
|
|
|
},
|
|
|
|
.class = &omap2_hdq1w_class,
|
|
|
|
};
|
|
|
|
|
2012-04-19 18:04:33 +08:00
|
|
|
/*
|
|
|
|
* interfaces
|
|
|
|
*/
|
|
|
|
|
|
|
|
/* L4 CORE -> I2C1 interface */
|
|
|
|
static struct omap_hwmod_ocp_if omap2420_l4_core__i2c1 = {
|
2012-04-19 18:04:33 +08:00
|
|
|
.master = &omap2xxx_l4_core_hwmod,
|
2012-04-19 18:04:33 +08:00
|
|
|
.slave = &omap2420_i2c1_hwmod,
|
|
|
|
.clk = "i2c1_ick",
|
|
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
|
|
};
|
|
|
|
|
|
|
|
/* L4 CORE -> I2C2 interface */
|
|
|
|
static struct omap_hwmod_ocp_if omap2420_l4_core__i2c2 = {
|
2012-04-19 18:04:33 +08:00
|
|
|
.master = &omap2xxx_l4_core_hwmod,
|
2012-04-19 18:04:33 +08:00
|
|
|
.slave = &omap2420_i2c2_hwmod,
|
|
|
|
.clk = "i2c2_ick",
|
|
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
|
|
};
|
|
|
|
|
|
|
|
/* IVA <- L3 interface */
|
|
|
|
static struct omap_hwmod_ocp_if omap2420_l3__iva = {
|
2012-04-19 18:04:33 +08:00
|
|
|
.master = &omap2xxx_l3_main_hwmod,
|
2012-04-19 18:04:33 +08:00
|
|
|
.slave = &omap2420_iva_hwmod,
|
2012-04-19 18:04:38 +08:00
|
|
|
.clk = "core_l3_ck",
|
|
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
|
|
};
|
|
|
|
|
|
|
|
/* DSP <- L3 interface */
|
|
|
|
static struct omap_hwmod_ocp_if omap2420_l3__dsp = {
|
|
|
|
.master = &omap2xxx_l3_main_hwmod,
|
|
|
|
.slave = &omap2420_dsp_hwmod,
|
|
|
|
.clk = "dsp_ick",
|
2012-04-19 18:04:33 +08:00
|
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
|
|
};
|
|
|
|
|
|
|
|
/* l4_wkup -> timer1 */
|
|
|
|
static struct omap_hwmod_ocp_if omap2420_l4_wkup__timer1 = {
|
2012-04-19 18:04:33 +08:00
|
|
|
.master = &omap2xxx_l4_wkup_hwmod,
|
|
|
|
.slave = &omap2xxx_timer1_hwmod,
|
2012-04-19 18:04:33 +08:00
|
|
|
.clk = "gpt1_ick",
|
|
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
|
|
};
|
|
|
|
|
|
|
|
/* l4_wkup -> wd_timer2 */
|
|
|
|
static struct omap_hwmod_ocp_if omap2420_l4_wkup__wd_timer2 = {
|
2012-04-19 18:04:33 +08:00
|
|
|
.master = &omap2xxx_l4_wkup_hwmod,
|
|
|
|
.slave = &omap2xxx_wd_timer2_hwmod,
|
2012-04-19 18:04:33 +08:00
|
|
|
.clk = "mpu_wdt_ick",
|
|
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
|
|
};
|
|
|
|
|
|
|
|
/* l4_wkup -> gpio1 */
|
|
|
|
static struct omap_hwmod_ocp_if omap2420_l4_wkup__gpio1 = {
|
2012-04-19 18:04:33 +08:00
|
|
|
.master = &omap2xxx_l4_wkup_hwmod,
|
|
|
|
.slave = &omap2xxx_gpio1_hwmod,
|
2012-04-19 18:04:33 +08:00
|
|
|
.clk = "gpios_ick",
|
|
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
|
|
};
|
|
|
|
|
|
|
|
/* l4_wkup -> gpio2 */
|
|
|
|
static struct omap_hwmod_ocp_if omap2420_l4_wkup__gpio2 = {
|
2012-04-19 18:04:33 +08:00
|
|
|
.master = &omap2xxx_l4_wkup_hwmod,
|
|
|
|
.slave = &omap2xxx_gpio2_hwmod,
|
2012-04-19 18:04:33 +08:00
|
|
|
.clk = "gpios_ick",
|
|
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
|
|
};
|
|
|
|
|
|
|
|
/* l4_wkup -> gpio3 */
|
|
|
|
static struct omap_hwmod_ocp_if omap2420_l4_wkup__gpio3 = {
|
2012-04-19 18:04:33 +08:00
|
|
|
.master = &omap2xxx_l4_wkup_hwmod,
|
|
|
|
.slave = &omap2xxx_gpio3_hwmod,
|
2012-04-19 18:04:33 +08:00
|
|
|
.clk = "gpios_ick",
|
|
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
|
|
};
|
|
|
|
|
|
|
|
/* l4_wkup -> gpio4 */
|
|
|
|
static struct omap_hwmod_ocp_if omap2420_l4_wkup__gpio4 = {
|
2012-04-19 18:04:33 +08:00
|
|
|
.master = &omap2xxx_l4_wkup_hwmod,
|
|
|
|
.slave = &omap2xxx_gpio4_hwmod,
|
2012-04-19 18:04:33 +08:00
|
|
|
.clk = "gpios_ick",
|
|
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
|
|
};
|
|
|
|
|
|
|
|
/* l4_core -> mailbox */
|
|
|
|
static struct omap_hwmod_ocp_if omap2420_l4_core__mailbox = {
|
2012-04-19 18:04:33 +08:00
|
|
|
.master = &omap2xxx_l4_core_hwmod,
|
2012-04-19 18:04:33 +08:00
|
|
|
.slave = &omap2420_mailbox_hwmod,
|
|
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
|
|
};
|
|
|
|
|
|
|
|
/* l4_core -> mcbsp1 */
|
|
|
|
static struct omap_hwmod_ocp_if omap2420_l4_core__mcbsp1 = {
|
2012-04-19 18:04:33 +08:00
|
|
|
.master = &omap2xxx_l4_core_hwmod,
|
2012-04-19 18:04:33 +08:00
|
|
|
.slave = &omap2420_mcbsp1_hwmod,
|
|
|
|
.clk = "mcbsp1_ick",
|
|
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
|
|
};
|
|
|
|
|
|
|
|
/* l4_core -> mcbsp2 */
|
|
|
|
static struct omap_hwmod_ocp_if omap2420_l4_core__mcbsp2 = {
|
2012-04-19 18:04:33 +08:00
|
|
|
.master = &omap2xxx_l4_core_hwmod,
|
2012-04-19 18:04:33 +08:00
|
|
|
.slave = &omap2420_mcbsp2_hwmod,
|
|
|
|
.clk = "mcbsp2_ick",
|
|
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
|
|
};
|
|
|
|
|
2012-05-09 07:23:33 +08:00
|
|
|
/* l4_core -> msdi1 */
|
|
|
|
static struct omap_hwmod_ocp_if omap2420_l4_core__msdi1 = {
|
|
|
|
.master = &omap2xxx_l4_core_hwmod,
|
|
|
|
.slave = &omap2420_msdi1_hwmod,
|
|
|
|
.clk = "mmc_ick",
|
|
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
|
|
};
|
|
|
|
|
2012-05-09 01:34:28 +08:00
|
|
|
/* l4_core -> hdq1w interface */
|
|
|
|
static struct omap_hwmod_ocp_if omap2420_l4_core__hdq1w = {
|
|
|
|
.master = &omap2xxx_l4_core_hwmod,
|
|
|
|
.slave = &omap2420_hdq1w_hwmod,
|
|
|
|
.clk = "hdq_ick",
|
|
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
|
|
.flags = OMAP_FIREWALL_L4 | OCPIF_SWSUP_IDLE,
|
|
|
|
};
|
|
|
|
|
|
|
|
|
2012-05-09 01:34:30 +08:00
|
|
|
/* l4_wkup -> 32ksync_counter */
|
|
|
|
static struct omap_hwmod_ocp_if omap2420_l4_wkup__counter_32k = {
|
|
|
|
.master = &omap2xxx_l4_wkup_hwmod,
|
|
|
|
.slave = &omap2xxx_counter_32k_hwmod,
|
|
|
|
.clk = "sync_32k_ick",
|
|
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
|
|
};
|
|
|
|
|
2012-09-24 07:28:24 +08:00
|
|
|
static struct omap_hwmod_ocp_if omap2420_l3__gpmc = {
|
|
|
|
.master = &omap2xxx_l3_main_hwmod,
|
|
|
|
.slave = &omap2xxx_gpmc_hwmod,
|
|
|
|
.clk = "core_l3_ck",
|
|
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
|
|
};
|
|
|
|
|
2012-04-19 18:04:31 +08:00
|
|
|
static struct omap_hwmod_ocp_if *omap2420_hwmod_ocp_ifs[] __initdata = {
|
2012-04-19 18:04:34 +08:00
|
|
|
&omap2xxx_l3_main__l4_core,
|
|
|
|
&omap2xxx_mpu__l3_main,
|
|
|
|
&omap2xxx_dss__l3,
|
|
|
|
&omap2xxx_l4_core__mcspi1,
|
|
|
|
&omap2xxx_l4_core__mcspi2,
|
|
|
|
&omap2xxx_l4_core__l4_wkup,
|
2012-04-19 18:04:31 +08:00
|
|
|
&omap2_l4_core__uart1,
|
|
|
|
&omap2_l4_core__uart2,
|
|
|
|
&omap2_l4_core__uart3,
|
|
|
|
&omap2420_l4_core__i2c1,
|
|
|
|
&omap2420_l4_core__i2c2,
|
|
|
|
&omap2420_l3__iva,
|
2012-04-19 18:04:38 +08:00
|
|
|
&omap2420_l3__dsp,
|
2012-04-19 18:04:31 +08:00
|
|
|
&omap2420_l4_wkup__timer1,
|
2012-04-19 18:04:34 +08:00
|
|
|
&omap2xxx_l4_core__timer2,
|
|
|
|
&omap2xxx_l4_core__timer3,
|
|
|
|
&omap2xxx_l4_core__timer4,
|
|
|
|
&omap2xxx_l4_core__timer5,
|
|
|
|
&omap2xxx_l4_core__timer6,
|
|
|
|
&omap2xxx_l4_core__timer7,
|
|
|
|
&omap2xxx_l4_core__timer8,
|
|
|
|
&omap2xxx_l4_core__timer9,
|
|
|
|
&omap2xxx_l4_core__timer10,
|
|
|
|
&omap2xxx_l4_core__timer11,
|
|
|
|
&omap2xxx_l4_core__timer12,
|
2012-04-19 18:04:31 +08:00
|
|
|
&omap2420_l4_wkup__wd_timer2,
|
2012-04-19 18:04:34 +08:00
|
|
|
&omap2xxx_l4_core__dss,
|
|
|
|
&omap2xxx_l4_core__dss_dispc,
|
|
|
|
&omap2xxx_l4_core__dss_rfbi,
|
|
|
|
&omap2xxx_l4_core__dss_venc,
|
2012-04-19 18:04:31 +08:00
|
|
|
&omap2420_l4_wkup__gpio1,
|
|
|
|
&omap2420_l4_wkup__gpio2,
|
|
|
|
&omap2420_l4_wkup__gpio3,
|
|
|
|
&omap2420_l4_wkup__gpio4,
|
|
|
|
&omap2420_l4_core__mailbox,
|
|
|
|
&omap2420_l4_core__mcbsp1,
|
|
|
|
&omap2420_l4_core__mcbsp2,
|
2012-05-09 07:23:33 +08:00
|
|
|
&omap2420_l4_core__msdi1,
|
2012-09-24 07:28:25 +08:00
|
|
|
&omap2xxx_l4_core__rng,
|
2013-03-31 05:49:19 +08:00
|
|
|
&omap2xxx_l4_core__sham,
|
2012-12-22 00:28:09 +08:00
|
|
|
&omap2xxx_l4_core__aes,
|
2012-05-09 01:34:28 +08:00
|
|
|
&omap2420_l4_core__hdq1w,
|
2012-05-09 01:34:30 +08:00
|
|
|
&omap2420_l4_wkup__counter_32k,
|
2012-09-24 07:28:24 +08:00
|
|
|
&omap2420_l3__gpmc,
|
2009-09-04 01:14:05 +08:00
|
|
|
NULL,
|
|
|
|
};
|
|
|
|
|
2010-02-23 13:09:32 +08:00
|
|
|
int __init omap2420_hwmod_init(void)
|
|
|
|
{
|
2012-06-19 02:12:23 +08:00
|
|
|
omap_hwmod_init();
|
2012-04-19 18:04:31 +08:00
|
|
|
return omap_hwmod_register_links(omap2420_hwmod_ocp_ifs);
|
2010-02-23 13:09:32 +08:00
|
|
|
}
|