License cleanup: add SPDX GPL-2.0 license identifier to files with no license
Many source files in the tree are missing licensing information, which
makes it harder for compliance tools to determine the correct license.
By default all files without license information are under the default
license of the kernel, which is GPL version 2.
Update the files which contain no license information with the 'GPL-2.0'
SPDX license identifier. The SPDX identifier is a legally binding
shorthand, which can be used instead of the full boiler plate text.
This patch is based on work done by Thomas Gleixner and Kate Stewart and
Philippe Ombredanne.
How this work was done:
Patches were generated and checked against linux-4.14-rc6 for a subset of
the use cases:
- file had no licensing information it it.
- file was a */uapi/* one with no licensing information in it,
- file was a */uapi/* one with existing licensing information,
Further patches will be generated in subsequent months to fix up cases
where non-standard license headers were used, and references to license
had to be inferred by heuristics based on keywords.
The analysis to determine which SPDX License Identifier to be applied to
a file was done in a spreadsheet of side by side results from of the
output of two independent scanners (ScanCode & Windriver) producing SPDX
tag:value files created by Philippe Ombredanne. Philippe prepared the
base worksheet, and did an initial spot review of a few 1000 files.
The 4.13 kernel was the starting point of the analysis with 60,537 files
assessed. Kate Stewart did a file by file comparison of the scanner
results in the spreadsheet to determine which SPDX license identifier(s)
to be applied to the file. She confirmed any determination that was not
immediately clear with lawyers working with the Linux Foundation.
Criteria used to select files for SPDX license identifier tagging was:
- Files considered eligible had to be source code files.
- Make and config files were included as candidates if they contained >5
lines of source
- File already had some variant of a license header in it (even if <5
lines).
All documentation files were explicitly excluded.
The following heuristics were used to determine which SPDX license
identifiers to apply.
- when both scanners couldn't find any license traces, file was
considered to have no license information in it, and the top level
COPYING file license applied.
For non */uapi/* files that summary was:
SPDX license identifier # files
---------------------------------------------------|-------
GPL-2.0 11139
and resulted in the first patch in this series.
If that file was a */uapi/* path one, it was "GPL-2.0 WITH
Linux-syscall-note" otherwise it was "GPL-2.0". Results of that was:
SPDX license identifier # files
---------------------------------------------------|-------
GPL-2.0 WITH Linux-syscall-note 930
and resulted in the second patch in this series.
- if a file had some form of licensing information in it, and was one
of the */uapi/* ones, it was denoted with the Linux-syscall-note if
any GPL family license was found in the file or had no licensing in
it (per prior point). Results summary:
SPDX license identifier # files
---------------------------------------------------|------
GPL-2.0 WITH Linux-syscall-note 270
GPL-2.0+ WITH Linux-syscall-note 169
((GPL-2.0 WITH Linux-syscall-note) OR BSD-2-Clause) 21
((GPL-2.0 WITH Linux-syscall-note) OR BSD-3-Clause) 17
LGPL-2.1+ WITH Linux-syscall-note 15
GPL-1.0+ WITH Linux-syscall-note 14
((GPL-2.0+ WITH Linux-syscall-note) OR BSD-3-Clause) 5
LGPL-2.0+ WITH Linux-syscall-note 4
LGPL-2.1 WITH Linux-syscall-note 3
((GPL-2.0 WITH Linux-syscall-note) OR MIT) 3
((GPL-2.0 WITH Linux-syscall-note) AND MIT) 1
and that resulted in the third patch in this series.
- when the two scanners agreed on the detected license(s), that became
the concluded license(s).
- when there was disagreement between the two scanners (one detected a
license but the other didn't, or they both detected different
licenses) a manual inspection of the file occurred.
- In most cases a manual inspection of the information in the file
resulted in a clear resolution of the license that should apply (and
which scanner probably needed to revisit its heuristics).
- When it was not immediately clear, the license identifier was
confirmed with lawyers working with the Linux Foundation.
- If there was any question as to the appropriate license identifier,
the file was flagged for further research and to be revisited later
in time.
In total, over 70 hours of logged manual review was done on the
spreadsheet to determine the SPDX license identifiers to apply to the
source files by Kate, Philippe, Thomas and, in some cases, confirmation
by lawyers working with the Linux Foundation.
Kate also obtained a third independent scan of the 4.13 code base from
FOSSology, and compared selected files where the other two scanners
disagreed against that SPDX file, to see if there was new insights. The
Windriver scanner is based on an older version of FOSSology in part, so
they are related.
Thomas did random spot checks in about 500 files from the spreadsheets
for the uapi headers and agreed with SPDX license identifier in the
files he inspected. For the non-uapi files Thomas did random spot checks
in about 15000 files.
In initial set of patches against 4.14-rc6, 3 files were found to have
copy/paste license identifier errors, and have been fixed to reflect the
correct identifier.
Additionally Philippe spent 10 hours this week doing a detailed manual
inspection and review of the 12,461 patched files from the initial patch
version early this week with:
- a full scancode scan run, collecting the matched texts, detected
license ids and scores
- reviewing anything where there was a license detected (about 500+
files) to ensure that the applied SPDX license was correct
- reviewing anything where there was no detection but the patch license
was not GPL-2.0 WITH Linux-syscall-note to ensure that the applied
SPDX license was correct
This produced a worksheet with 20 files needing minor correction. This
worksheet was then exported into 3 different .csv files for the
different types of files to be modified.
These .csv files were then reviewed by Greg. Thomas wrote a script to
parse the csv files and add the proper SPDX tag to the file, in the
format that the file expected. This script was further refined by Greg
based on the output to detect more types of files automatically and to
distinguish between header and source .c files (which need different
comment types.) Finally Greg ran the script using the .csv files to
generate the patches.
Reviewed-by: Kate Stewart <kstewart@linuxfoundation.org>
Reviewed-by: Philippe Ombredanne <pombredanne@nexb.com>
Reviewed-by: Thomas Gleixner <tglx@linutronix.de>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
2017-11-01 22:07:57 +08:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0 */
|
2012-11-30 10:14:21 +08:00
|
|
|
/*
|
2016-01-28 14:36:58 +08:00
|
|
|
* Copyright 2000-2015 Avago Technologies. All rights reserved.
|
2012-11-30 10:14:21 +08:00
|
|
|
*
|
|
|
|
|
*
|
|
|
|
|
* Name: mpi2_ioc.h
|
|
|
|
|
* Title: MPI IOC, Port, Event, FW Download, and FW Upload messages
|
|
|
|
|
* Creation Date: October 11, 2006
|
|
|
|
|
*
|
2017-10-10 21:11:19 +08:00
|
|
|
* mpi2_ioc.h Version: 02.00.32
|
2012-11-30 10:14:21 +08:00
|
|
|
*
|
|
|
|
|
* NOTE: Names (typedefs, defines, etc.) beginning with an MPI25 or Mpi25
|
|
|
|
|
* prefix are for use only on MPI v2.5 products, and must not be used
|
|
|
|
|
* with MPI v2.0 products. Unless otherwise noted, names beginning with
|
|
|
|
|
* MPI2 or Mpi2 are for use with both MPI v2.0 and MPI v2.5 products.
|
|
|
|
|
*
|
|
|
|
|
* Version History
|
|
|
|
|
* ---------------
|
|
|
|
|
*
|
|
|
|
|
* Date Version Description
|
|
|
|
|
* -------- -------- ------------------------------------------------------
|
|
|
|
|
* 04-30-07 02.00.00 Corresponds to Fusion-MPT MPI Specification Rev A.
|
|
|
|
|
* 06-04-07 02.00.01 In IOCFacts Reply structure, renamed MaxDevices to
|
|
|
|
|
* MaxTargets.
|
|
|
|
|
* Added TotalImageSize field to FWDownload Request.
|
|
|
|
|
* Added reserved words to FWUpload Request.
|
|
|
|
|
* 06-26-07 02.00.02 Added IR Configuration Change List Event.
|
|
|
|
|
* 08-31-07 02.00.03 Removed SystemReplyQueueDepth field from the IOCInit
|
|
|
|
|
* request and replaced it with
|
|
|
|
|
* ReplyDescriptorPostQueueDepth and ReplyFreeQueueDepth.
|
|
|
|
|
* Replaced the MinReplyQueueDepth field of the IOCFacts
|
|
|
|
|
* reply with MaxReplyDescriptorPostQueueDepth.
|
|
|
|
|
* Added MPI2_RDPQ_DEPTH_MIN define to specify the minimum
|
|
|
|
|
* depth for the Reply Descriptor Post Queue.
|
|
|
|
|
* Added SASAddress field to Initiator Device Table
|
|
|
|
|
* Overflow Event data.
|
|
|
|
|
* 10-31-07 02.00.04 Added ReasonCode MPI2_EVENT_SAS_INIT_RC_NOT_RESPONDING
|
|
|
|
|
* for SAS Initiator Device Status Change Event data.
|
|
|
|
|
* Modified Reason Code defines for SAS Topology Change
|
|
|
|
|
* List Event data, including adding a bit for PHY Vacant
|
|
|
|
|
* status, and adding a mask for the Reason Code.
|
|
|
|
|
* Added define for
|
|
|
|
|
* MPI2_EVENT_SAS_TOPO_ES_DELAY_NOT_RESPONDING.
|
|
|
|
|
* Added define for MPI2_EXT_IMAGE_TYPE_MEGARAID.
|
|
|
|
|
* 12-18-07 02.00.05 Added Boot Status defines for the IOCExceptions field of
|
|
|
|
|
* the IOCFacts Reply.
|
|
|
|
|
* Removed MPI2_IOCFACTS_CAPABILITY_EXTENDED_BUFFER define.
|
|
|
|
|
* Moved MPI2_VERSION_UNION to mpi2.h.
|
|
|
|
|
* Changed MPI2_EVENT_NOTIFICATION_REQUEST to use masks
|
|
|
|
|
* instead of enables, and added SASBroadcastPrimitiveMasks
|
|
|
|
|
* field.
|
|
|
|
|
* Added Log Entry Added Event and related structure.
|
|
|
|
|
* 02-29-08 02.00.06 Added define MPI2_IOCFACTS_CAPABILITY_INTEGRATED_RAID.
|
|
|
|
|
* Removed define MPI2_IOCFACTS_PROTOCOL_SMP_TARGET.
|
|
|
|
|
* Added MaxVolumes and MaxPersistentEntries fields to
|
|
|
|
|
* IOCFacts reply.
|
|
|
|
|
* Added ProtocalFlags and IOCCapabilities fields to
|
|
|
|
|
* MPI2_FW_IMAGE_HEADER.
|
|
|
|
|
* Removed MPI2_PORTENABLE_FLAGS_ENABLE_SINGLE_PORT.
|
|
|
|
|
* 03-03-08 02.00.07 Fixed MPI2_FW_IMAGE_HEADER by changing Reserved26 to
|
|
|
|
|
* a U16 (from a U32).
|
|
|
|
|
* Removed extra 's' from EventMasks name.
|
|
|
|
|
* 06-27-08 02.00.08 Fixed an offset in a comment.
|
|
|
|
|
* 10-02-08 02.00.09 Removed SystemReplyFrameSize from MPI2_IOC_INIT_REQUEST.
|
|
|
|
|
* Removed CurReplyFrameSize from MPI2_IOC_FACTS_REPLY and
|
|
|
|
|
* renamed MinReplyFrameSize to ReplyFrameSize.
|
|
|
|
|
* Added MPI2_IOCFACTS_EXCEPT_IR_FOREIGN_CONFIG_MAX.
|
|
|
|
|
* Added two new RAIDOperation values for Integrated RAID
|
|
|
|
|
* Operations Status Event data.
|
|
|
|
|
* Added four new IR Configuration Change List Event data
|
|
|
|
|
* ReasonCode values.
|
|
|
|
|
* Added two new ReasonCode defines for SAS Device Status
|
|
|
|
|
* Change Event data.
|
|
|
|
|
* Added three new DiscoveryStatus bits for the SAS
|
|
|
|
|
* Discovery event data.
|
|
|
|
|
* Added Multiplexing Status Change bit to the PhyStatus
|
|
|
|
|
* field of the SAS Topology Change List event data.
|
|
|
|
|
* Removed define for MPI2_INIT_IMAGE_BOOTFLAGS_XMEMCOPY.
|
|
|
|
|
* BootFlags are now product-specific.
|
|
|
|
|
* Added defines for the indivdual signature bytes
|
|
|
|
|
* for MPI2_INIT_IMAGE_FOOTER.
|
|
|
|
|
* 01-19-09 02.00.10 Added MPI2_IOCFACTS_CAPABILITY_EVENT_REPLAY define.
|
|
|
|
|
* Added MPI2_EVENT_SAS_DISC_DS_DOWNSTREAM_INITIATOR
|
|
|
|
|
* define.
|
|
|
|
|
* Added MPI2_EVENT_SAS_DEV_STAT_RC_SATA_INIT_FAILURE
|
|
|
|
|
* define.
|
|
|
|
|
* Removed MPI2_EVENT_SAS_DISC_DS_SATA_INIT_FAILURE define.
|
|
|
|
|
* 05-06-09 02.00.11 Added MPI2_IOCFACTS_CAPABILITY_RAID_ACCELERATOR define.
|
|
|
|
|
* Added MPI2_IOCFACTS_CAPABILITY_MSI_X_INDEX define.
|
|
|
|
|
* Added two new reason codes for SAS Device Status Change
|
|
|
|
|
* Event.
|
|
|
|
|
* Added new event: SAS PHY Counter.
|
|
|
|
|
* 07-30-09 02.00.12 Added GPIO Interrupt event define and structure.
|
|
|
|
|
* Added MPI2_IOCFACTS_CAPABILITY_EXTENDED_BUFFER define.
|
|
|
|
|
* Added new product id family for 2208.
|
|
|
|
|
* 10-28-09 02.00.13 Added HostMSIxVectors field to MPI2_IOC_INIT_REQUEST.
|
|
|
|
|
* Added MaxMSIxVectors field to MPI2_IOC_FACTS_REPLY.
|
|
|
|
|
* Added MinDevHandle field to MPI2_IOC_FACTS_REPLY.
|
|
|
|
|
* Added MPI2_IOCFACTS_CAPABILITY_HOST_BASED_DISCOVERY.
|
|
|
|
|
* Added MPI2_EVENT_HOST_BASED_DISCOVERY_PHY define.
|
|
|
|
|
* Added MPI2_EVENT_SAS_TOPO_ES_NO_EXPANDER define.
|
|
|
|
|
* Added Host Based Discovery Phy Event data.
|
|
|
|
|
* Added defines for ProductID Product field
|
|
|
|
|
* (MPI2_FW_HEADER_PID_).
|
|
|
|
|
* Modified values for SAS ProductID Family
|
|
|
|
|
* (MPI2_FW_HEADER_PID_FAMILY_).
|
|
|
|
|
* 02-10-10 02.00.14 Added SAS Quiesce Event structure and defines.
|
|
|
|
|
* Added PowerManagementControl Request structures and
|
|
|
|
|
* defines.
|
|
|
|
|
* 05-12-10 02.00.15 Marked Task Set Full Event as obsolete.
|
|
|
|
|
* Added MPI2_EVENT_SAS_TOPO_LR_UNSUPPORTED_PHY define.
|
|
|
|
|
* 11-10-10 02.00.16 Added MPI2_FW_DOWNLOAD_ITYPE_MIN_PRODUCT_SPECIFIC.
|
|
|
|
|
* 02-23-11 02.00.17 Added SAS NOTIFY Primitive event, and added
|
|
|
|
|
* SASNotifyPrimitiveMasks field to
|
|
|
|
|
* MPI2_EVENT_NOTIFICATION_REQUEST.
|
|
|
|
|
* Added Temperature Threshold Event.
|
|
|
|
|
* Added Host Message Event.
|
|
|
|
|
* Added Send Host Message request and reply.
|
|
|
|
|
* 05-25-11 02.00.18 For Extended Image Header, added
|
|
|
|
|
* MPI2_EXT_IMAGE_TYPE_MIN_PRODUCT_SPECIFIC and
|
|
|
|
|
* MPI2_EXT_IMAGE_TYPE_MAX_PRODUCT_SPECIFIC defines.
|
|
|
|
|
* Deprecated MPI2_EXT_IMAGE_TYPE_MAX define.
|
|
|
|
|
* 08-24-11 02.00.19 Added PhysicalPort field to
|
|
|
|
|
* MPI2_EVENT_DATA_SAS_DEVICE_STATUS_CHANGE structure.
|
|
|
|
|
* Marked MPI2_PM_CONTROL_FEATURE_PCIE_LINK as obsolete.
|
|
|
|
|
* 11-18-11 02.00.20 Incorporating additions for MPI v2.5.
|
|
|
|
|
* 03-29-12 02.00.21 Added a product specific range to event values.
|
2013-06-29 06:24:07 +08:00
|
|
|
* 07-26-12 02.00.22 Added MPI2_IOCFACTS_EXCEPT_PARTIAL_MEMORY_FAILURE.
|
|
|
|
|
* Added ElapsedSeconds field to
|
|
|
|
|
* MPI2_EVENT_DATA_IR_OPERATION_STATUS.
|
2014-09-12 18:05:28 +08:00
|
|
|
* 08-19-13 02.00.23 For IOCInit, added MPI2_IOCINIT_MSGFLAG_RDPQ_ARRAY_MODE
|
|
|
|
|
* and MPI2_IOC_INIT_RDPQ_ARRAY_ENTRY.
|
|
|
|
|
* Added MPI2_IOCFACTS_CAPABILITY_RDPQ_ARRAY_CAPABLE.
|
|
|
|
|
* Added MPI2_FW_DOWNLOAD_ITYPE_PUBLIC_KEY.
|
|
|
|
|
* Added Encrypted Hash Extended Image.
|
2015-06-30 14:54:51 +08:00
|
|
|
* 12-05-13 02.00.24 Added MPI25_HASH_IMAGE_TYPE_BIOS.
|
2016-01-28 14:36:58 +08:00
|
|
|
* 11-18-14 02.00.25 Updated copyright information.
|
2016-05-06 16:59:26 +08:00
|
|
|
* 03-16-15 02.00.26 Updated for MPI v2.6.
|
|
|
|
|
* Added MPI2_EVENT_ACTIVE_CABLE_EXCEPTION and
|
|
|
|
|
* MPI26_EVENT_DATA_ACTIVE_CABLE_EXCEPT.
|
|
|
|
|
* Added MPI26_FW_HEADER_PID_FAMILY_3324_SAS and
|
2016-01-28 14:36:58 +08:00
|
|
|
* MPI26_FW_HEADER_PID_FAMILY_3516_SAS.
|
|
|
|
|
* Added MPI26_CTRL_OP_SHUTDOWN.
|
2017-10-10 21:11:19 +08:00
|
|
|
* 08-25-15 02.00.27 Added IC ARCH Class based signature defines.
|
|
|
|
|
* Added MPI26_EVENT_PCIE_ENUM_ES_RESOURCES_EXHAUSTED event.
|
|
|
|
|
* Added ConigurationFlags field to IOCInit message to
|
|
|
|
|
* support NVMe SGL format control.
|
|
|
|
|
* Added PCIe SRIOV support.
|
|
|
|
|
* 02-17-16 02.00.28 Added SAS 4 22.5 gbs speed support.
|
|
|
|
|
* Added PCIe 4 16.0 GT/sec speec support.
|
|
|
|
|
* Removed AHCI support.
|
|
|
|
|
* Removed SOP support.
|
|
|
|
|
* 07-01-16 02.00.29 Added Archclass for 4008 product.
|
|
|
|
|
* Added IOCException MPI2_IOCFACTS_EXCEPT_PCIE_DISABLED
|
|
|
|
|
* 08-23-16 02.00.30 Added new defines for the ImageType field of FWDownload
|
|
|
|
|
* Request Message.
|
|
|
|
|
* Added new defines for the ImageType field of FWUpload
|
|
|
|
|
* Request Message.
|
|
|
|
|
* Added new values for the RegionType field in the Layout
|
|
|
|
|
* Data sections of the FLASH Layout Extended Image Data.
|
|
|
|
|
* Added new defines for the ReasonCode field of
|
|
|
|
|
* Active Cable Exception Event.
|
|
|
|
|
* Added MPI2_EVENT_ENCL_DEVICE_STATUS_CHANGE and
|
|
|
|
|
* MPI26_EVENT_DATA_ENCL_DEV_STATUS_CHANGE.
|
|
|
|
|
* 11-23-16 02.00.31 Added MPI2_EVENT_SAS_DEVICE_DISCOVERY_ERROR and
|
|
|
|
|
* MPI25_EVENT_DATA_SAS_DEVICE_DISCOVERY_ERROR.
|
|
|
|
|
* 02-02-17 02.00.32 Added MPI2_FW_DOWNLOAD_ITYPE_CBB_BACKUP.
|
|
|
|
|
* Added MPI25_EVENT_DATA_ACTIVE_CABLE_EXCEPT and related
|
|
|
|
|
* defines for the ReasonCode field.
|
2012-11-30 10:14:21 +08:00
|
|
|
* --------------------------------------------------------------------------
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#ifndef MPI2_IOC_H
|
|
|
|
|
#define MPI2_IOC_H
|
|
|
|
|
|
|
|
|
|
/*****************************************************************************
|
|
|
|
|
*
|
|
|
|
|
* IOC Messages
|
|
|
|
|
*
|
|
|
|
|
*****************************************************************************/
|
|
|
|
|
|
|
|
|
|
/****************************************************************************
|
|
|
|
|
* IOCInit message
|
|
|
|
|
****************************************************************************/
|
|
|
|
|
|
|
|
|
|
/*IOCInit Request message */
|
|
|
|
|
typedef struct _MPI2_IOC_INIT_REQUEST {
|
|
|
|
|
U8 WhoInit; /*0x00 */
|
|
|
|
|
U8 Reserved1; /*0x01 */
|
|
|
|
|
U8 ChainOffset; /*0x02 */
|
|
|
|
|
U8 Function; /*0x03 */
|
|
|
|
|
U16 Reserved2; /*0x04 */
|
|
|
|
|
U8 Reserved3; /*0x06 */
|
|
|
|
|
U8 MsgFlags; /*0x07 */
|
|
|
|
|
U8 VP_ID; /*0x08 */
|
|
|
|
|
U8 VF_ID; /*0x09 */
|
|
|
|
|
U16 Reserved4; /*0x0A */
|
|
|
|
|
U16 MsgVersion; /*0x0C */
|
|
|
|
|
U16 HeaderVersion; /*0x0E */
|
|
|
|
|
U32 Reserved5; /*0x10 */
|
2016-05-06 16:59:26 +08:00
|
|
|
U16 ConfigurationFlags; /* 0x14 */
|
2016-01-28 14:36:58 +08:00
|
|
|
U8 HostPageSize; /*0x16 */
|
2012-11-30 10:14:21 +08:00
|
|
|
U8 HostMSIxVectors; /*0x17 */
|
|
|
|
|
U16 Reserved8; /*0x18 */
|
|
|
|
|
U16 SystemRequestFrameSize; /*0x1A */
|
|
|
|
|
U16 ReplyDescriptorPostQueueDepth; /*0x1C */
|
|
|
|
|
U16 ReplyFreeQueueDepth; /*0x1E */
|
|
|
|
|
U32 SenseBufferAddressHigh; /*0x20 */
|
|
|
|
|
U32 SystemReplyAddressHigh; /*0x24 */
|
|
|
|
|
U64 SystemRequestFrameBaseAddress; /*0x28 */
|
|
|
|
|
U64 ReplyDescriptorPostQueueAddress; /*0x30 */
|
|
|
|
|
U64 ReplyFreeQueueAddress; /*0x38 */
|
|
|
|
|
U64 TimeStamp; /*0x40 */
|
|
|
|
|
} MPI2_IOC_INIT_REQUEST, *PTR_MPI2_IOC_INIT_REQUEST,
|
|
|
|
|
Mpi2IOCInitRequest_t, *pMpi2IOCInitRequest_t;
|
|
|
|
|
|
|
|
|
|
/*WhoInit values */
|
|
|
|
|
#define MPI2_WHOINIT_NOT_INITIALIZED (0x00)
|
|
|
|
|
#define MPI2_WHOINIT_SYSTEM_BIOS (0x01)
|
|
|
|
|
#define MPI2_WHOINIT_ROM_BIOS (0x02)
|
|
|
|
|
#define MPI2_WHOINIT_PCI_PEER (0x03)
|
|
|
|
|
#define MPI2_WHOINIT_HOST_DRIVER (0x04)
|
|
|
|
|
#define MPI2_WHOINIT_MANUFACTURER (0x05)
|
|
|
|
|
|
2014-09-12 18:05:28 +08:00
|
|
|
/* MsgFlags */
|
|
|
|
|
#define MPI2_IOCINIT_MSGFLAG_RDPQ_ARRAY_MODE (0x01)
|
|
|
|
|
|
|
|
|
|
|
2012-11-30 10:14:21 +08:00
|
|
|
/*MsgVersion */
|
|
|
|
|
#define MPI2_IOCINIT_MSGVERSION_MAJOR_MASK (0xFF00)
|
|
|
|
|
#define MPI2_IOCINIT_MSGVERSION_MAJOR_SHIFT (8)
|
|
|
|
|
#define MPI2_IOCINIT_MSGVERSION_MINOR_MASK (0x00FF)
|
|
|
|
|
#define MPI2_IOCINIT_MSGVERSION_MINOR_SHIFT (0)
|
|
|
|
|
|
|
|
|
|
/*HeaderVersion */
|
|
|
|
|
#define MPI2_IOCINIT_HDRVERSION_UNIT_MASK (0xFF00)
|
|
|
|
|
#define MPI2_IOCINIT_HDRVERSION_UNIT_SHIFT (8)
|
|
|
|
|
#define MPI2_IOCINIT_HDRVERSION_DEV_MASK (0x00FF)
|
|
|
|
|
#define MPI2_IOCINIT_HDRVERSION_DEV_SHIFT (0)
|
|
|
|
|
|
2017-10-10 21:11:19 +08:00
|
|
|
/*ConfigurationFlags */
|
|
|
|
|
#define MPI26_IOCINIT_CFGFLAGS_NVME_SGL_FORMAT (0x0001)
|
|
|
|
|
|
2014-09-12 18:05:28 +08:00
|
|
|
/*minimum depth for a Reply Descriptor Post Queue */
|
2012-11-30 10:14:21 +08:00
|
|
|
#define MPI2_RDPQ_DEPTH_MIN (16)
|
|
|
|
|
|
2014-09-12 18:05:28 +08:00
|
|
|
/* Reply Descriptor Post Queue Array Entry */
|
|
|
|
|
typedef struct _MPI2_IOC_INIT_RDPQ_ARRAY_ENTRY {
|
|
|
|
|
U64 RDPQBaseAddress; /* 0x00 */
|
|
|
|
|
U32 Reserved1; /* 0x08 */
|
|
|
|
|
U32 Reserved2; /* 0x0C */
|
|
|
|
|
} MPI2_IOC_INIT_RDPQ_ARRAY_ENTRY,
|
|
|
|
|
*PTR_MPI2_IOC_INIT_RDPQ_ARRAY_ENTRY,
|
|
|
|
|
Mpi2IOCInitRDPQArrayEntry, *pMpi2IOCInitRDPQArrayEntry;
|
|
|
|
|
|
|
|
|
|
|
2012-11-30 10:14:21 +08:00
|
|
|
/*IOCInit Reply message */
|
|
|
|
|
typedef struct _MPI2_IOC_INIT_REPLY {
|
|
|
|
|
U8 WhoInit; /*0x00 */
|
|
|
|
|
U8 Reserved1; /*0x01 */
|
|
|
|
|
U8 MsgLength; /*0x02 */
|
|
|
|
|
U8 Function; /*0x03 */
|
|
|
|
|
U16 Reserved2; /*0x04 */
|
|
|
|
|
U8 Reserved3; /*0x06 */
|
|
|
|
|
U8 MsgFlags; /*0x07 */
|
|
|
|
|
U8 VP_ID; /*0x08 */
|
|
|
|
|
U8 VF_ID; /*0x09 */
|
|
|
|
|
U16 Reserved4; /*0x0A */
|
|
|
|
|
U16 Reserved5; /*0x0C */
|
|
|
|
|
U16 IOCStatus; /*0x0E */
|
|
|
|
|
U32 IOCLogInfo; /*0x10 */
|
|
|
|
|
} MPI2_IOC_INIT_REPLY, *PTR_MPI2_IOC_INIT_REPLY,
|
|
|
|
|
Mpi2IOCInitReply_t, *pMpi2IOCInitReply_t;
|
|
|
|
|
|
|
|
|
|
/****************************************************************************
|
|
|
|
|
* IOCFacts message
|
|
|
|
|
****************************************************************************/
|
|
|
|
|
|
|
|
|
|
/*IOCFacts Request message */
|
|
|
|
|
typedef struct _MPI2_IOC_FACTS_REQUEST {
|
|
|
|
|
U16 Reserved1; /*0x00 */
|
|
|
|
|
U8 ChainOffset; /*0x02 */
|
|
|
|
|
U8 Function; /*0x03 */
|
|
|
|
|
U16 Reserved2; /*0x04 */
|
|
|
|
|
U8 Reserved3; /*0x06 */
|
|
|
|
|
U8 MsgFlags; /*0x07 */
|
|
|
|
|
U8 VP_ID; /*0x08 */
|
|
|
|
|
U8 VF_ID; /*0x09 */
|
|
|
|
|
U16 Reserved4; /*0x0A */
|
|
|
|
|
} MPI2_IOC_FACTS_REQUEST, *PTR_MPI2_IOC_FACTS_REQUEST,
|
|
|
|
|
Mpi2IOCFactsRequest_t, *pMpi2IOCFactsRequest_t;
|
|
|
|
|
|
|
|
|
|
/*IOCFacts Reply message */
|
|
|
|
|
typedef struct _MPI2_IOC_FACTS_REPLY {
|
|
|
|
|
U16 MsgVersion; /*0x00 */
|
|
|
|
|
U8 MsgLength; /*0x02 */
|
|
|
|
|
U8 Function; /*0x03 */
|
|
|
|
|
U16 HeaderVersion; /*0x04 */
|
|
|
|
|
U8 IOCNumber; /*0x06 */
|
|
|
|
|
U8 MsgFlags; /*0x07 */
|
|
|
|
|
U8 VP_ID; /*0x08 */
|
|
|
|
|
U8 VF_ID; /*0x09 */
|
|
|
|
|
U16 Reserved1; /*0x0A */
|
|
|
|
|
U16 IOCExceptions; /*0x0C */
|
|
|
|
|
U16 IOCStatus; /*0x0E */
|
|
|
|
|
U32 IOCLogInfo; /*0x10 */
|
|
|
|
|
U8 MaxChainDepth; /*0x14 */
|
|
|
|
|
U8 WhoInit; /*0x15 */
|
|
|
|
|
U8 NumberOfPorts; /*0x16 */
|
|
|
|
|
U8 MaxMSIxVectors; /*0x17 */
|
|
|
|
|
U16 RequestCredit; /*0x18 */
|
|
|
|
|
U16 ProductID; /*0x1A */
|
|
|
|
|
U32 IOCCapabilities; /*0x1C */
|
|
|
|
|
MPI2_VERSION_UNION FWVersion; /*0x20 */
|
|
|
|
|
U16 IOCRequestFrameSize; /*0x24 */
|
|
|
|
|
U16 IOCMaxChainSegmentSize; /*0x26 */
|
|
|
|
|
U16 MaxInitiators; /*0x28 */
|
|
|
|
|
U16 MaxTargets; /*0x2A */
|
|
|
|
|
U16 MaxSasExpanders; /*0x2C */
|
|
|
|
|
U16 MaxEnclosures; /*0x2E */
|
|
|
|
|
U16 ProtocolFlags; /*0x30 */
|
|
|
|
|
U16 HighPriorityCredit; /*0x32 */
|
|
|
|
|
U16 MaxReplyDescriptorPostQueueDepth; /*0x34 */
|
|
|
|
|
U8 ReplyFrameSize; /*0x36 */
|
|
|
|
|
U8 MaxVolumes; /*0x37 */
|
|
|
|
|
U16 MaxDevHandle; /*0x38 */
|
|
|
|
|
U16 MaxPersistentEntries; /*0x3A */
|
|
|
|
|
U16 MinDevHandle; /*0x3C */
|
2016-01-28 14:36:58 +08:00
|
|
|
U8 CurrentHostPageSize; /* 0x3E */
|
|
|
|
|
U8 Reserved4; /* 0x3F */
|
2017-10-10 21:11:19 +08:00
|
|
|
U8 SGEModifierMask; /*0x40 */
|
|
|
|
|
U8 SGEModifierValue; /*0x41 */
|
|
|
|
|
U8 SGEModifierShift; /*0x42 */
|
|
|
|
|
U8 Reserved5; /*0x43 */
|
2012-11-30 10:14:21 +08:00
|
|
|
} MPI2_IOC_FACTS_REPLY, *PTR_MPI2_IOC_FACTS_REPLY,
|
|
|
|
|
Mpi2IOCFactsReply_t, *pMpi2IOCFactsReply_t;
|
|
|
|
|
|
|
|
|
|
/*MsgVersion */
|
|
|
|
|
#define MPI2_IOCFACTS_MSGVERSION_MAJOR_MASK (0xFF00)
|
|
|
|
|
#define MPI2_IOCFACTS_MSGVERSION_MAJOR_SHIFT (8)
|
|
|
|
|
#define MPI2_IOCFACTS_MSGVERSION_MINOR_MASK (0x00FF)
|
|
|
|
|
#define MPI2_IOCFACTS_MSGVERSION_MINOR_SHIFT (0)
|
|
|
|
|
|
|
|
|
|
/*HeaderVersion */
|
|
|
|
|
#define MPI2_IOCFACTS_HDRVERSION_UNIT_MASK (0xFF00)
|
|
|
|
|
#define MPI2_IOCFACTS_HDRVERSION_UNIT_SHIFT (8)
|
|
|
|
|
#define MPI2_IOCFACTS_HDRVERSION_DEV_MASK (0x00FF)
|
|
|
|
|
#define MPI2_IOCFACTS_HDRVERSION_DEV_SHIFT (0)
|
|
|
|
|
|
|
|
|
|
/*IOCExceptions */
|
2017-10-10 21:11:19 +08:00
|
|
|
#define MPI2_IOCFACTS_EXCEPT_PCIE_DISABLED (0x0400)
|
2013-06-29 06:24:07 +08:00
|
|
|
#define MPI2_IOCFACTS_EXCEPT_PARTIAL_MEMORY_FAILURE (0x0200)
|
2012-11-30 10:14:21 +08:00
|
|
|
#define MPI2_IOCFACTS_EXCEPT_IR_FOREIGN_CONFIG_MAX (0x0100)
|
|
|
|
|
|
|
|
|
|
#define MPI2_IOCFACTS_EXCEPT_BOOTSTAT_MASK (0x00E0)
|
|
|
|
|
#define MPI2_IOCFACTS_EXCEPT_BOOTSTAT_GOOD (0x0000)
|
|
|
|
|
#define MPI2_IOCFACTS_EXCEPT_BOOTSTAT_BACKUP (0x0020)
|
|
|
|
|
#define MPI2_IOCFACTS_EXCEPT_BOOTSTAT_RESTORED (0x0040)
|
|
|
|
|
#define MPI2_IOCFACTS_EXCEPT_BOOTSTAT_CORRUPT_BACKUP (0x0060)
|
|
|
|
|
|
|
|
|
|
#define MPI2_IOCFACTS_EXCEPT_METADATA_UNSUPPORTED (0x0010)
|
|
|
|
|
#define MPI2_IOCFACTS_EXCEPT_MANUFACT_CHECKSUM_FAIL (0x0008)
|
|
|
|
|
#define MPI2_IOCFACTS_EXCEPT_FW_CHECKSUM_FAIL (0x0004)
|
|
|
|
|
#define MPI2_IOCFACTS_EXCEPT_RAID_CONFIG_INVALID (0x0002)
|
|
|
|
|
#define MPI2_IOCFACTS_EXCEPT_CONFIG_CHECKSUM_FAIL (0x0001)
|
|
|
|
|
|
|
|
|
|
/*defines for WhoInit field are after the IOCInit Request */
|
|
|
|
|
|
|
|
|
|
/*ProductID field uses MPI2_FW_HEADER_PID_ */
|
|
|
|
|
|
|
|
|
|
/*IOCCapabilities */
|
2017-10-10 21:11:19 +08:00
|
|
|
#define MPI26_IOCFACTS_CAPABILITY_PCIE_SRIOV (0x00100000)
|
2016-01-28 14:36:58 +08:00
|
|
|
#define MPI26_IOCFACTS_CAPABILITY_ATOMIC_REQ (0x00080000)
|
2014-09-12 18:05:28 +08:00
|
|
|
#define MPI2_IOCFACTS_CAPABILITY_RDPQ_ARRAY_CAPABLE (0x00040000)
|
2012-11-30 10:14:21 +08:00
|
|
|
#define MPI25_IOCFACTS_CAPABILITY_FAST_PATH_CAPABLE (0x00020000)
|
|
|
|
|
#define MPI2_IOCFACTS_CAPABILITY_HOST_BASED_DISCOVERY (0x00010000)
|
|
|
|
|
#define MPI2_IOCFACTS_CAPABILITY_MSI_X_INDEX (0x00008000)
|
|
|
|
|
#define MPI2_IOCFACTS_CAPABILITY_RAID_ACCELERATOR (0x00004000)
|
|
|
|
|
#define MPI2_IOCFACTS_CAPABILITY_EVENT_REPLAY (0x00002000)
|
|
|
|
|
#define MPI2_IOCFACTS_CAPABILITY_INTEGRATED_RAID (0x00001000)
|
|
|
|
|
#define MPI2_IOCFACTS_CAPABILITY_TLR (0x00000800)
|
|
|
|
|
#define MPI2_IOCFACTS_CAPABILITY_MULTICAST (0x00000100)
|
|
|
|
|
#define MPI2_IOCFACTS_CAPABILITY_BIDIRECTIONAL_TARGET (0x00000080)
|
|
|
|
|
#define MPI2_IOCFACTS_CAPABILITY_EEDP (0x00000040)
|
|
|
|
|
#define MPI2_IOCFACTS_CAPABILITY_EXTENDED_BUFFER (0x00000020)
|
|
|
|
|
#define MPI2_IOCFACTS_CAPABILITY_SNAPSHOT_BUFFER (0x00000010)
|
|
|
|
|
#define MPI2_IOCFACTS_CAPABILITY_DIAG_TRACE_BUFFER (0x00000008)
|
|
|
|
|
#define MPI2_IOCFACTS_CAPABILITY_TASK_SET_FULL_HANDLING (0x00000004)
|
|
|
|
|
|
|
|
|
|
/*ProtocolFlags */
|
2017-10-10 21:11:19 +08:00
|
|
|
#define MPI2_IOCFACTS_PROTOCOL_NVME_DEVICES (0x0008)
|
2012-11-30 10:14:21 +08:00
|
|
|
#define MPI2_IOCFACTS_PROTOCOL_SCSI_INITIATOR (0x0002)
|
2016-01-28 14:36:58 +08:00
|
|
|
#define MPI2_IOCFACTS_PROTOCOL_SCSI_TARGET (0x0001)
|
2012-11-30 10:14:21 +08:00
|
|
|
|
|
|
|
|
/****************************************************************************
|
|
|
|
|
* PortFacts message
|
|
|
|
|
****************************************************************************/
|
|
|
|
|
|
|
|
|
|
/*PortFacts Request message */
|
|
|
|
|
typedef struct _MPI2_PORT_FACTS_REQUEST {
|
|
|
|
|
U16 Reserved1; /*0x00 */
|
|
|
|
|
U8 ChainOffset; /*0x02 */
|
|
|
|
|
U8 Function; /*0x03 */
|
|
|
|
|
U16 Reserved2; /*0x04 */
|
|
|
|
|
U8 PortNumber; /*0x06 */
|
|
|
|
|
U8 MsgFlags; /*0x07 */
|
|
|
|
|
U8 VP_ID; /*0x08 */
|
|
|
|
|
U8 VF_ID; /*0x09 */
|
|
|
|
|
U16 Reserved3; /*0x0A */
|
|
|
|
|
} MPI2_PORT_FACTS_REQUEST, *PTR_MPI2_PORT_FACTS_REQUEST,
|
|
|
|
|
Mpi2PortFactsRequest_t, *pMpi2PortFactsRequest_t;
|
|
|
|
|
|
|
|
|
|
/*PortFacts Reply message */
|
|
|
|
|
typedef struct _MPI2_PORT_FACTS_REPLY {
|
|
|
|
|
U16 Reserved1; /*0x00 */
|
|
|
|
|
U8 MsgLength; /*0x02 */
|
|
|
|
|
U8 Function; /*0x03 */
|
|
|
|
|
U16 Reserved2; /*0x04 */
|
|
|
|
|
U8 PortNumber; /*0x06 */
|
|
|
|
|
U8 MsgFlags; /*0x07 */
|
|
|
|
|
U8 VP_ID; /*0x08 */
|
|
|
|
|
U8 VF_ID; /*0x09 */
|
|
|
|
|
U16 Reserved3; /*0x0A */
|
|
|
|
|
U16 Reserved4; /*0x0C */
|
|
|
|
|
U16 IOCStatus; /*0x0E */
|
|
|
|
|
U32 IOCLogInfo; /*0x10 */
|
|
|
|
|
U8 Reserved5; /*0x14 */
|
|
|
|
|
U8 PortType; /*0x15 */
|
|
|
|
|
U16 Reserved6; /*0x16 */
|
|
|
|
|
U16 MaxPostedCmdBuffers; /*0x18 */
|
|
|
|
|
U16 Reserved7; /*0x1A */
|
|
|
|
|
} MPI2_PORT_FACTS_REPLY, *PTR_MPI2_PORT_FACTS_REPLY,
|
|
|
|
|
Mpi2PortFactsReply_t, *pMpi2PortFactsReply_t;
|
|
|
|
|
|
|
|
|
|
/*PortType values */
|
|
|
|
|
#define MPI2_PORTFACTS_PORTTYPE_INACTIVE (0x00)
|
|
|
|
|
#define MPI2_PORTFACTS_PORTTYPE_FC (0x10)
|
|
|
|
|
#define MPI2_PORTFACTS_PORTTYPE_ISCSI (0x20)
|
|
|
|
|
#define MPI2_PORTFACTS_PORTTYPE_SAS_PHYSICAL (0x30)
|
|
|
|
|
#define MPI2_PORTFACTS_PORTTYPE_SAS_VIRTUAL (0x31)
|
2017-10-10 21:11:19 +08:00
|
|
|
#define MPI2_PORTFACTS_PORTTYPE_TRI_MODE (0x40)
|
|
|
|
|
|
2012-11-30 10:14:21 +08:00
|
|
|
|
|
|
|
|
/****************************************************************************
|
|
|
|
|
* PortEnable message
|
|
|
|
|
****************************************************************************/
|
|
|
|
|
|
|
|
|
|
/*PortEnable Request message */
|
|
|
|
|
typedef struct _MPI2_PORT_ENABLE_REQUEST {
|
|
|
|
|
U16 Reserved1; /*0x00 */
|
|
|
|
|
U8 ChainOffset; /*0x02 */
|
|
|
|
|
U8 Function; /*0x03 */
|
|
|
|
|
U8 Reserved2; /*0x04 */
|
|
|
|
|
U8 PortFlags; /*0x05 */
|
|
|
|
|
U8 Reserved3; /*0x06 */
|
|
|
|
|
U8 MsgFlags; /*0x07 */
|
|
|
|
|
U8 VP_ID; /*0x08 */
|
|
|
|
|
U8 VF_ID; /*0x09 */
|
|
|
|
|
U16 Reserved4; /*0x0A */
|
|
|
|
|
} MPI2_PORT_ENABLE_REQUEST, *PTR_MPI2_PORT_ENABLE_REQUEST,
|
|
|
|
|
Mpi2PortEnableRequest_t, *pMpi2PortEnableRequest_t;
|
|
|
|
|
|
|
|
|
|
/*PortEnable Reply message */
|
|
|
|
|
typedef struct _MPI2_PORT_ENABLE_REPLY {
|
|
|
|
|
U16 Reserved1; /*0x00 */
|
|
|
|
|
U8 MsgLength; /*0x02 */
|
|
|
|
|
U8 Function; /*0x03 */
|
|
|
|
|
U8 Reserved2; /*0x04 */
|
|
|
|
|
U8 PortFlags; /*0x05 */
|
|
|
|
|
U8 Reserved3; /*0x06 */
|
|
|
|
|
U8 MsgFlags; /*0x07 */
|
|
|
|
|
U8 VP_ID; /*0x08 */
|
|
|
|
|
U8 VF_ID; /*0x09 */
|
|
|
|
|
U16 Reserved4; /*0x0A */
|
|
|
|
|
U16 Reserved5; /*0x0C */
|
|
|
|
|
U16 IOCStatus; /*0x0E */
|
|
|
|
|
U32 IOCLogInfo; /*0x10 */
|
|
|
|
|
} MPI2_PORT_ENABLE_REPLY, *PTR_MPI2_PORT_ENABLE_REPLY,
|
|
|
|
|
Mpi2PortEnableReply_t, *pMpi2PortEnableReply_t;
|
|
|
|
|
|
|
|
|
|
/****************************************************************************
|
|
|
|
|
* EventNotification message
|
|
|
|
|
****************************************************************************/
|
|
|
|
|
|
|
|
|
|
/*EventNotification Request message */
|
|
|
|
|
#define MPI2_EVENT_NOTIFY_EVENTMASK_WORDS (4)
|
|
|
|
|
|
|
|
|
|
typedef struct _MPI2_EVENT_NOTIFICATION_REQUEST {
|
|
|
|
|
U16 Reserved1; /*0x00 */
|
|
|
|
|
U8 ChainOffset; /*0x02 */
|
|
|
|
|
U8 Function; /*0x03 */
|
|
|
|
|
U16 Reserved2; /*0x04 */
|
|
|
|
|
U8 Reserved3; /*0x06 */
|
|
|
|
|
U8 MsgFlags; /*0x07 */
|
|
|
|
|
U8 VP_ID; /*0x08 */
|
|
|
|
|
U8 VF_ID; /*0x09 */
|
|
|
|
|
U16 Reserved4; /*0x0A */
|
|
|
|
|
U32 Reserved5; /*0x0C */
|
|
|
|
|
U32 Reserved6; /*0x10 */
|
|
|
|
|
U32 EventMasks[MPI2_EVENT_NOTIFY_EVENTMASK_WORDS]; /*0x14 */
|
|
|
|
|
U16 SASBroadcastPrimitiveMasks; /*0x24 */
|
|
|
|
|
U16 SASNotifyPrimitiveMasks; /*0x26 */
|
|
|
|
|
U32 Reserved8; /*0x28 */
|
|
|
|
|
} MPI2_EVENT_NOTIFICATION_REQUEST,
|
|
|
|
|
*PTR_MPI2_EVENT_NOTIFICATION_REQUEST,
|
|
|
|
|
Mpi2EventNotificationRequest_t,
|
|
|
|
|
*pMpi2EventNotificationRequest_t;
|
|
|
|
|
|
|
|
|
|
/*EventNotification Reply message */
|
|
|
|
|
typedef struct _MPI2_EVENT_NOTIFICATION_REPLY {
|
|
|
|
|
U16 EventDataLength; /*0x00 */
|
|
|
|
|
U8 MsgLength; /*0x02 */
|
|
|
|
|
U8 Function; /*0x03 */
|
|
|
|
|
U16 Reserved1; /*0x04 */
|
|
|
|
|
U8 AckRequired; /*0x06 */
|
|
|
|
|
U8 MsgFlags; /*0x07 */
|
|
|
|
|
U8 VP_ID; /*0x08 */
|
|
|
|
|
U8 VF_ID; /*0x09 */
|
|
|
|
|
U16 Reserved2; /*0x0A */
|
|
|
|
|
U16 Reserved3; /*0x0C */
|
|
|
|
|
U16 IOCStatus; /*0x0E */
|
|
|
|
|
U32 IOCLogInfo; /*0x10 */
|
|
|
|
|
U16 Event; /*0x14 */
|
|
|
|
|
U16 Reserved4; /*0x16 */
|
|
|
|
|
U32 EventContext; /*0x18 */
|
|
|
|
|
U32 EventData[1]; /*0x1C */
|
|
|
|
|
} MPI2_EVENT_NOTIFICATION_REPLY, *PTR_MPI2_EVENT_NOTIFICATION_REPLY,
|
|
|
|
|
Mpi2EventNotificationReply_t,
|
|
|
|
|
*pMpi2EventNotificationReply_t;
|
|
|
|
|
|
|
|
|
|
/*AckRequired */
|
|
|
|
|
#define MPI2_EVENT_NOTIFICATION_ACK_NOT_REQUIRED (0x00)
|
|
|
|
|
#define MPI2_EVENT_NOTIFICATION_ACK_REQUIRED (0x01)
|
|
|
|
|
|
|
|
|
|
/*Event */
|
|
|
|
|
#define MPI2_EVENT_LOG_DATA (0x0001)
|
|
|
|
|
#define MPI2_EVENT_STATE_CHANGE (0x0002)
|
|
|
|
|
#define MPI2_EVENT_HARD_RESET_RECEIVED (0x0005)
|
|
|
|
|
#define MPI2_EVENT_EVENT_CHANGE (0x000A)
|
|
|
|
|
#define MPI2_EVENT_TASK_SET_FULL (0x000E) /*obsolete */
|
|
|
|
|
#define MPI2_EVENT_SAS_DEVICE_STATUS_CHANGE (0x000F)
|
|
|
|
|
#define MPI2_EVENT_IR_OPERATION_STATUS (0x0014)
|
|
|
|
|
#define MPI2_EVENT_SAS_DISCOVERY (0x0016)
|
|
|
|
|
#define MPI2_EVENT_SAS_BROADCAST_PRIMITIVE (0x0017)
|
|
|
|
|
#define MPI2_EVENT_SAS_INIT_DEVICE_STATUS_CHANGE (0x0018)
|
|
|
|
|
#define MPI2_EVENT_SAS_INIT_TABLE_OVERFLOW (0x0019)
|
|
|
|
|
#define MPI2_EVENT_SAS_TOPOLOGY_CHANGE_LIST (0x001C)
|
|
|
|
|
#define MPI2_EVENT_SAS_ENCL_DEVICE_STATUS_CHANGE (0x001D)
|
2017-10-10 21:11:19 +08:00
|
|
|
#define MPI2_EVENT_ENCL_DEVICE_STATUS_CHANGE (0x001D)
|
2012-11-30 10:14:21 +08:00
|
|
|
#define MPI2_EVENT_IR_VOLUME (0x001E)
|
|
|
|
|
#define MPI2_EVENT_IR_PHYSICAL_DISK (0x001F)
|
|
|
|
|
#define MPI2_EVENT_IR_CONFIGURATION_CHANGE_LIST (0x0020)
|
|
|
|
|
#define MPI2_EVENT_LOG_ENTRY_ADDED (0x0021)
|
|
|
|
|
#define MPI2_EVENT_SAS_PHY_COUNTER (0x0022)
|
|
|
|
|
#define MPI2_EVENT_GPIO_INTERRUPT (0x0023)
|
|
|
|
|
#define MPI2_EVENT_HOST_BASED_DISCOVERY_PHY (0x0024)
|
|
|
|
|
#define MPI2_EVENT_SAS_QUIESCE (0x0025)
|
|
|
|
|
#define MPI2_EVENT_SAS_NOTIFY_PRIMITIVE (0x0026)
|
|
|
|
|
#define MPI2_EVENT_TEMP_THRESHOLD (0x0027)
|
|
|
|
|
#define MPI2_EVENT_HOST_MESSAGE (0x0028)
|
|
|
|
|
#define MPI2_EVENT_POWER_PERFORMANCE_CHANGE (0x0029)
|
2017-10-10 21:11:19 +08:00
|
|
|
#define MPI2_EVENT_PCIE_DEVICE_STATUS_CHANGE (0x0030)
|
|
|
|
|
#define MPI2_EVENT_PCIE_ENUMERATION (0x0031)
|
|
|
|
|
#define MPI2_EVENT_PCIE_TOPOLOGY_CHANGE_LIST (0x0032)
|
|
|
|
|
#define MPI2_EVENT_PCIE_LINK_COUNTER (0x0033)
|
2016-05-06 16:59:26 +08:00
|
|
|
#define MPI2_EVENT_ACTIVE_CABLE_EXCEPTION (0x0034)
|
2017-10-10 21:11:19 +08:00
|
|
|
#define MPI2_EVENT_SAS_DEVICE_DISCOVERY_ERROR (0x0035)
|
2012-11-30 10:14:21 +08:00
|
|
|
#define MPI2_EVENT_MIN_PRODUCT_SPECIFIC (0x006E)
|
|
|
|
|
#define MPI2_EVENT_MAX_PRODUCT_SPECIFIC (0x007F)
|
|
|
|
|
|
|
|
|
|
/*Log Entry Added Event data */
|
|
|
|
|
|
|
|
|
|
/*the following structure matches MPI2_LOG_0_ENTRY in mpi2_cnfg.h */
|
|
|
|
|
#define MPI2_EVENT_DATA_LOG_DATA_LENGTH (0x1C)
|
|
|
|
|
|
|
|
|
|
typedef struct _MPI2_EVENT_DATA_LOG_ENTRY_ADDED {
|
|
|
|
|
U64 TimeStamp; /*0x00 */
|
|
|
|
|
U32 Reserved1; /*0x08 */
|
|
|
|
|
U16 LogSequence; /*0x0C */
|
|
|
|
|
U16 LogEntryQualifier; /*0x0E */
|
|
|
|
|
U8 VP_ID; /*0x10 */
|
|
|
|
|
U8 VF_ID; /*0x11 */
|
|
|
|
|
U16 Reserved2; /*0x12 */
|
|
|
|
|
U8 LogData[MPI2_EVENT_DATA_LOG_DATA_LENGTH]; /*0x14 */
|
|
|
|
|
} MPI2_EVENT_DATA_LOG_ENTRY_ADDED,
|
|
|
|
|
*PTR_MPI2_EVENT_DATA_LOG_ENTRY_ADDED,
|
|
|
|
|
Mpi2EventDataLogEntryAdded_t,
|
|
|
|
|
*pMpi2EventDataLogEntryAdded_t;
|
|
|
|
|
|
|
|
|
|
/*GPIO Interrupt Event data */
|
|
|
|
|
|
|
|
|
|
typedef struct _MPI2_EVENT_DATA_GPIO_INTERRUPT {
|
|
|
|
|
U8 GPIONum; /*0x00 */
|
|
|
|
|
U8 Reserved1; /*0x01 */
|
|
|
|
|
U16 Reserved2; /*0x02 */
|
|
|
|
|
} MPI2_EVENT_DATA_GPIO_INTERRUPT,
|
|
|
|
|
*PTR_MPI2_EVENT_DATA_GPIO_INTERRUPT,
|
|
|
|
|
Mpi2EventDataGpioInterrupt_t,
|
|
|
|
|
*pMpi2EventDataGpioInterrupt_t;
|
|
|
|
|
|
|
|
|
|
/*Temperature Threshold Event data */
|
|
|
|
|
|
|
|
|
|
typedef struct _MPI2_EVENT_DATA_TEMPERATURE {
|
|
|
|
|
U16 Status; /*0x00 */
|
|
|
|
|
U8 SensorNum; /*0x02 */
|
|
|
|
|
U8 Reserved1; /*0x03 */
|
|
|
|
|
U16 CurrentTemperature; /*0x04 */
|
|
|
|
|
U16 Reserved2; /*0x06 */
|
|
|
|
|
U32 Reserved3; /*0x08 */
|
|
|
|
|
U32 Reserved4; /*0x0C */
|
|
|
|
|
} MPI2_EVENT_DATA_TEMPERATURE,
|
|
|
|
|
*PTR_MPI2_EVENT_DATA_TEMPERATURE,
|
|
|
|
|
Mpi2EventDataTemperature_t, *pMpi2EventDataTemperature_t;
|
|
|
|
|
|
|
|
|
|
/*Temperature Threshold Event data Status bits */
|
|
|
|
|
#define MPI2_EVENT_TEMPERATURE3_EXCEEDED (0x0008)
|
|
|
|
|
#define MPI2_EVENT_TEMPERATURE2_EXCEEDED (0x0004)
|
|
|
|
|
#define MPI2_EVENT_TEMPERATURE1_EXCEEDED (0x0002)
|
|
|
|
|
#define MPI2_EVENT_TEMPERATURE0_EXCEEDED (0x0001)
|
|
|
|
|
|
|
|
|
|
/*Host Message Event data */
|
|
|
|
|
|
|
|
|
|
typedef struct _MPI2_EVENT_DATA_HOST_MESSAGE {
|
|
|
|
|
U8 SourceVF_ID; /*0x00 */
|
|
|
|
|
U8 Reserved1; /*0x01 */
|
|
|
|
|
U16 Reserved2; /*0x02 */
|
|
|
|
|
U32 Reserved3; /*0x04 */
|
|
|
|
|
U32 HostData[1]; /*0x08 */
|
|
|
|
|
} MPI2_EVENT_DATA_HOST_MESSAGE, *PTR_MPI2_EVENT_DATA_HOST_MESSAGE,
|
|
|
|
|
Mpi2EventDataHostMessage_t, *pMpi2EventDataHostMessage_t;
|
|
|
|
|
|
2016-05-06 16:59:26 +08:00
|
|
|
/*Power Performance Change Event data */
|
2012-11-30 10:14:21 +08:00
|
|
|
|
|
|
|
|
typedef struct _MPI2_EVENT_DATA_POWER_PERF_CHANGE {
|
|
|
|
|
U8 CurrentPowerMode; /*0x00 */
|
|
|
|
|
U8 PreviousPowerMode; /*0x01 */
|
|
|
|
|
U16 Reserved1; /*0x02 */
|
|
|
|
|
} MPI2_EVENT_DATA_POWER_PERF_CHANGE,
|
|
|
|
|
*PTR_MPI2_EVENT_DATA_POWER_PERF_CHANGE,
|
|
|
|
|
Mpi2EventDataPowerPerfChange_t,
|
|
|
|
|
*pMpi2EventDataPowerPerfChange_t;
|
|
|
|
|
|
|
|
|
|
/*defines for CurrentPowerMode and PreviousPowerMode fields */
|
|
|
|
|
#define MPI2_EVENT_PM_INIT_MASK (0xC0)
|
|
|
|
|
#define MPI2_EVENT_PM_INIT_UNAVAILABLE (0x00)
|
|
|
|
|
#define MPI2_EVENT_PM_INIT_HOST (0x40)
|
|
|
|
|
#define MPI2_EVENT_PM_INIT_IO_UNIT (0x80)
|
|
|
|
|
#define MPI2_EVENT_PM_INIT_PCIE_DPA (0xC0)
|
|
|
|
|
|
|
|
|
|
#define MPI2_EVENT_PM_MODE_MASK (0x07)
|
|
|
|
|
#define MPI2_EVENT_PM_MODE_UNAVAILABLE (0x00)
|
|
|
|
|
#define MPI2_EVENT_PM_MODE_UNKNOWN (0x01)
|
|
|
|
|
#define MPI2_EVENT_PM_MODE_FULL_POWER (0x04)
|
|
|
|
|
#define MPI2_EVENT_PM_MODE_REDUCED_POWER (0x05)
|
|
|
|
|
#define MPI2_EVENT_PM_MODE_STANDBY (0x06)
|
|
|
|
|
|
2016-05-06 16:59:26 +08:00
|
|
|
/* Active Cable Exception Event data */
|
|
|
|
|
|
|
|
|
|
typedef struct _MPI26_EVENT_DATA_ACTIVE_CABLE_EXCEPT {
|
|
|
|
|
U32 ActiveCablePowerRequirement; /* 0x00 */
|
|
|
|
|
U8 ReasonCode; /* 0x04 */
|
|
|
|
|
U8 ReceptacleID; /* 0x05 */
|
|
|
|
|
U16 Reserved1; /* 0x06 */
|
2017-10-10 21:11:19 +08:00
|
|
|
} MPI25_EVENT_DATA_ACTIVE_CABLE_EXCEPT,
|
|
|
|
|
*PTR_MPI25_EVENT_DATA_ACTIVE_CABLE_EXCEPT,
|
|
|
|
|
Mpi25EventDataActiveCableExcept_t,
|
|
|
|
|
*pMpi25EventDataActiveCableExcept_t,
|
|
|
|
|
MPI26_EVENT_DATA_ACTIVE_CABLE_EXCEPT,
|
2016-05-06 16:59:26 +08:00
|
|
|
*PTR_MPI26_EVENT_DATA_ACTIVE_CABLE_EXCEPT,
|
|
|
|
|
Mpi26EventDataActiveCableExcept_t,
|
|
|
|
|
*pMpi26EventDataActiveCableExcept_t;
|
|
|
|
|
|
2017-10-10 21:11:19 +08:00
|
|
|
/*MPI2.5 defines for the ReasonCode field */
|
|
|
|
|
#define MPI25_EVENT_ACTIVE_CABLE_INSUFFICIENT_POWER (0x00)
|
|
|
|
|
#define MPI25_EVENT_ACTIVE_CABLE_PRESENT (0x01)
|
|
|
|
|
#define MPI25_EVENT_ACTIVE_CABLE_DEGRADED (0x02)
|
|
|
|
|
|
2016-05-06 16:59:26 +08:00
|
|
|
/* defines for ReasonCode field */
|
|
|
|
|
#define MPI26_EVENT_ACTIVE_CABLE_INSUFFICIENT_POWER (0x00)
|
2017-01-23 17:56:07 +08:00
|
|
|
#define MPI26_EVENT_ACTIVE_CABLE_PRESENT (0x01)
|
|
|
|
|
#define MPI26_EVENT_ACTIVE_CABLE_DEGRADED (0x02)
|
2016-05-06 16:59:26 +08:00
|
|
|
|
2012-11-30 10:14:21 +08:00
|
|
|
/*Hard Reset Received Event data */
|
|
|
|
|
|
|
|
|
|
typedef struct _MPI2_EVENT_DATA_HARD_RESET_RECEIVED {
|
|
|
|
|
U8 Reserved1; /*0x00 */
|
|
|
|
|
U8 Port; /*0x01 */
|
|
|
|
|
U16 Reserved2; /*0x02 */
|
|
|
|
|
} MPI2_EVENT_DATA_HARD_RESET_RECEIVED,
|
|
|
|
|
*PTR_MPI2_EVENT_DATA_HARD_RESET_RECEIVED,
|
|
|
|
|
Mpi2EventDataHardResetReceived_t,
|
|
|
|
|
*pMpi2EventDataHardResetReceived_t;
|
|
|
|
|
|
|
|
|
|
/*Task Set Full Event data */
|
|
|
|
|
/* this event is obsolete */
|
|
|
|
|
|
|
|
|
|
typedef struct _MPI2_EVENT_DATA_TASK_SET_FULL {
|
|
|
|
|
U16 DevHandle; /*0x00 */
|
|
|
|
|
U16 CurrentDepth; /*0x02 */
|
|
|
|
|
} MPI2_EVENT_DATA_TASK_SET_FULL, *PTR_MPI2_EVENT_DATA_TASK_SET_FULL,
|
|
|
|
|
Mpi2EventDataTaskSetFull_t, *pMpi2EventDataTaskSetFull_t;
|
|
|
|
|
|
|
|
|
|
/*SAS Device Status Change Event data */
|
|
|
|
|
|
|
|
|
|
typedef struct _MPI2_EVENT_DATA_SAS_DEVICE_STATUS_CHANGE {
|
|
|
|
|
U16 TaskTag; /*0x00 */
|
|
|
|
|
U8 ReasonCode; /*0x02 */
|
|
|
|
|
U8 PhysicalPort; /*0x03 */
|
|
|
|
|
U8 ASC; /*0x04 */
|
|
|
|
|
U8 ASCQ; /*0x05 */
|
|
|
|
|
U16 DevHandle; /*0x06 */
|
|
|
|
|
U32 Reserved2; /*0x08 */
|
|
|
|
|
U64 SASAddress; /*0x0C */
|
|
|
|
|
U8 LUN[8]; /*0x14 */
|
|
|
|
|
} MPI2_EVENT_DATA_SAS_DEVICE_STATUS_CHANGE,
|
|
|
|
|
*PTR_MPI2_EVENT_DATA_SAS_DEVICE_STATUS_CHANGE,
|
|
|
|
|
Mpi2EventDataSasDeviceStatusChange_t,
|
|
|
|
|
*pMpi2EventDataSasDeviceStatusChange_t;
|
|
|
|
|
|
|
|
|
|
/*SAS Device Status Change Event data ReasonCode values */
|
|
|
|
|
#define MPI2_EVENT_SAS_DEV_STAT_RC_SMART_DATA (0x05)
|
|
|
|
|
#define MPI2_EVENT_SAS_DEV_STAT_RC_UNSUPPORTED (0x07)
|
|
|
|
|
#define MPI2_EVENT_SAS_DEV_STAT_RC_INTERNAL_DEVICE_RESET (0x08)
|
|
|
|
|
#define MPI2_EVENT_SAS_DEV_STAT_RC_TASK_ABORT_INTERNAL (0x09)
|
|
|
|
|
#define MPI2_EVENT_SAS_DEV_STAT_RC_ABORT_TASK_SET_INTERNAL (0x0A)
|
|
|
|
|
#define MPI2_EVENT_SAS_DEV_STAT_RC_CLEAR_TASK_SET_INTERNAL (0x0B)
|
|
|
|
|
#define MPI2_EVENT_SAS_DEV_STAT_RC_QUERY_TASK_INTERNAL (0x0C)
|
|
|
|
|
#define MPI2_EVENT_SAS_DEV_STAT_RC_ASYNC_NOTIFICATION (0x0D)
|
|
|
|
|
#define MPI2_EVENT_SAS_DEV_STAT_RC_CMP_INTERNAL_DEV_RESET (0x0E)
|
|
|
|
|
#define MPI2_EVENT_SAS_DEV_STAT_RC_CMP_TASK_ABORT_INTERNAL (0x0F)
|
|
|
|
|
#define MPI2_EVENT_SAS_DEV_STAT_RC_SATA_INIT_FAILURE (0x10)
|
|
|
|
|
#define MPI2_EVENT_SAS_DEV_STAT_RC_EXPANDER_REDUCED_FUNCTIONALITY (0x11)
|
|
|
|
|
#define MPI2_EVENT_SAS_DEV_STAT_RC_CMP_EXPANDER_REDUCED_FUNCTIONALITY (0x12)
|
|
|
|
|
|
|
|
|
|
/*Integrated RAID Operation Status Event data */
|
|
|
|
|
|
|
|
|
|
typedef struct _MPI2_EVENT_DATA_IR_OPERATION_STATUS {
|
|
|
|
|
U16 VolDevHandle; /*0x00 */
|
|
|
|
|
U16 Reserved1; /*0x02 */
|
|
|
|
|
U8 RAIDOperation; /*0x04 */
|
|
|
|
|
U8 PercentComplete; /*0x05 */
|
|
|
|
|
U16 Reserved2; /*0x06 */
|
2013-06-29 06:24:07 +08:00
|
|
|
U32 ElapsedSeconds; /*0x08 */
|
2012-11-30 10:14:21 +08:00
|
|
|
} MPI2_EVENT_DATA_IR_OPERATION_STATUS,
|
|
|
|
|
*PTR_MPI2_EVENT_DATA_IR_OPERATION_STATUS,
|
|
|
|
|
Mpi2EventDataIrOperationStatus_t,
|
|
|
|
|
*pMpi2EventDataIrOperationStatus_t;
|
|
|
|
|
|
|
|
|
|
/*Integrated RAID Operation Status Event data RAIDOperation values */
|
|
|
|
|
#define MPI2_EVENT_IR_RAIDOP_RESYNC (0x00)
|
|
|
|
|
#define MPI2_EVENT_IR_RAIDOP_ONLINE_CAP_EXPANSION (0x01)
|
|
|
|
|
#define MPI2_EVENT_IR_RAIDOP_CONSISTENCY_CHECK (0x02)
|
|
|
|
|
#define MPI2_EVENT_IR_RAIDOP_BACKGROUND_INIT (0x03)
|
|
|
|
|
#define MPI2_EVENT_IR_RAIDOP_MAKE_DATA_CONSISTENT (0x04)
|
|
|
|
|
|
|
|
|
|
/*Integrated RAID Volume Event data */
|
|
|
|
|
|
|
|
|
|
typedef struct _MPI2_EVENT_DATA_IR_VOLUME {
|
|
|
|
|
U16 VolDevHandle; /*0x00 */
|
|
|
|
|
U8 ReasonCode; /*0x02 */
|
|
|
|
|
U8 Reserved1; /*0x03 */
|
|
|
|
|
U32 NewValue; /*0x04 */
|
|
|
|
|
U32 PreviousValue; /*0x08 */
|
|
|
|
|
} MPI2_EVENT_DATA_IR_VOLUME, *PTR_MPI2_EVENT_DATA_IR_VOLUME,
|
|
|
|
|
Mpi2EventDataIrVolume_t, *pMpi2EventDataIrVolume_t;
|
|
|
|
|
|
|
|
|
|
/*Integrated RAID Volume Event data ReasonCode values */
|
|
|
|
|
#define MPI2_EVENT_IR_VOLUME_RC_SETTINGS_CHANGED (0x01)
|
|
|
|
|
#define MPI2_EVENT_IR_VOLUME_RC_STATUS_FLAGS_CHANGED (0x02)
|
|
|
|
|
#define MPI2_EVENT_IR_VOLUME_RC_STATE_CHANGED (0x03)
|
|
|
|
|
|
|
|
|
|
/*Integrated RAID Physical Disk Event data */
|
|
|
|
|
|
|
|
|
|
typedef struct _MPI2_EVENT_DATA_IR_PHYSICAL_DISK {
|
|
|
|
|
U16 Reserved1; /*0x00 */
|
|
|
|
|
U8 ReasonCode; /*0x02 */
|
|
|
|
|
U8 PhysDiskNum; /*0x03 */
|
|
|
|
|
U16 PhysDiskDevHandle; /*0x04 */
|
|
|
|
|
U16 Reserved2; /*0x06 */
|
|
|
|
|
U16 Slot; /*0x08 */
|
|
|
|
|
U16 EnclosureHandle; /*0x0A */
|
|
|
|
|
U32 NewValue; /*0x0C */
|
|
|
|
|
U32 PreviousValue; /*0x10 */
|
|
|
|
|
} MPI2_EVENT_DATA_IR_PHYSICAL_DISK,
|
|
|
|
|
*PTR_MPI2_EVENT_DATA_IR_PHYSICAL_DISK,
|
|
|
|
|
Mpi2EventDataIrPhysicalDisk_t,
|
|
|
|
|
*pMpi2EventDataIrPhysicalDisk_t;
|
|
|
|
|
|
|
|
|
|
/*Integrated RAID Physical Disk Event data ReasonCode values */
|
|
|
|
|
#define MPI2_EVENT_IR_PHYSDISK_RC_SETTINGS_CHANGED (0x01)
|
|
|
|
|
#define MPI2_EVENT_IR_PHYSDISK_RC_STATUS_FLAGS_CHANGED (0x02)
|
|
|
|
|
#define MPI2_EVENT_IR_PHYSDISK_RC_STATE_CHANGED (0x03)
|
|
|
|
|
|
|
|
|
|
/*Integrated RAID Configuration Change List Event data */
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
*Host code (drivers, BIOS, utilities, etc.) should leave this define set to
|
|
|
|
|
*one and check NumElements at runtime.
|
|
|
|
|
*/
|
|
|
|
|
#ifndef MPI2_EVENT_IR_CONFIG_ELEMENT_COUNT
|
|
|
|
|
#define MPI2_EVENT_IR_CONFIG_ELEMENT_COUNT (1)
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
typedef struct _MPI2_EVENT_IR_CONFIG_ELEMENT {
|
|
|
|
|
U16 ElementFlags; /*0x00 */
|
|
|
|
|
U16 VolDevHandle; /*0x02 */
|
|
|
|
|
U8 ReasonCode; /*0x04 */
|
|
|
|
|
U8 PhysDiskNum; /*0x05 */
|
|
|
|
|
U16 PhysDiskDevHandle; /*0x06 */
|
|
|
|
|
} MPI2_EVENT_IR_CONFIG_ELEMENT, *PTR_MPI2_EVENT_IR_CONFIG_ELEMENT,
|
|
|
|
|
Mpi2EventIrConfigElement_t, *pMpi2EventIrConfigElement_t;
|
|
|
|
|
|
|
|
|
|
/*IR Configuration Change List Event data ElementFlags values */
|
|
|
|
|
#define MPI2_EVENT_IR_CHANGE_EFLAGS_ELEMENT_TYPE_MASK (0x000F)
|
|
|
|
|
#define MPI2_EVENT_IR_CHANGE_EFLAGS_VOLUME_ELEMENT (0x0000)
|
|
|
|
|
#define MPI2_EVENT_IR_CHANGE_EFLAGS_VOLPHYSDISK_ELEMENT (0x0001)
|
|
|
|
|
#define MPI2_EVENT_IR_CHANGE_EFLAGS_HOTSPARE_ELEMENT (0x0002)
|
|
|
|
|
|
|
|
|
|
/*IR Configuration Change List Event data ReasonCode values */
|
|
|
|
|
#define MPI2_EVENT_IR_CHANGE_RC_ADDED (0x01)
|
|
|
|
|
#define MPI2_EVENT_IR_CHANGE_RC_REMOVED (0x02)
|
|
|
|
|
#define MPI2_EVENT_IR_CHANGE_RC_NO_CHANGE (0x03)
|
|
|
|
|
#define MPI2_EVENT_IR_CHANGE_RC_HIDE (0x04)
|
|
|
|
|
#define MPI2_EVENT_IR_CHANGE_RC_UNHIDE (0x05)
|
|
|
|
|
#define MPI2_EVENT_IR_CHANGE_RC_VOLUME_CREATED (0x06)
|
|
|
|
|
#define MPI2_EVENT_IR_CHANGE_RC_VOLUME_DELETED (0x07)
|
|
|
|
|
#define MPI2_EVENT_IR_CHANGE_RC_PD_CREATED (0x08)
|
|
|
|
|
#define MPI2_EVENT_IR_CHANGE_RC_PD_DELETED (0x09)
|
|
|
|
|
|
|
|
|
|
typedef struct _MPI2_EVENT_DATA_IR_CONFIG_CHANGE_LIST {
|
|
|
|
|
U8 NumElements; /*0x00 */
|
|
|
|
|
U8 Reserved1; /*0x01 */
|
|
|
|
|
U8 Reserved2; /*0x02 */
|
|
|
|
|
U8 ConfigNum; /*0x03 */
|
|
|
|
|
U32 Flags; /*0x04 */
|
|
|
|
|
MPI2_EVENT_IR_CONFIG_ELEMENT
|
|
|
|
|
ConfigElement[MPI2_EVENT_IR_CONFIG_ELEMENT_COUNT];/*0x08 */
|
|
|
|
|
} MPI2_EVENT_DATA_IR_CONFIG_CHANGE_LIST,
|
|
|
|
|
*PTR_MPI2_EVENT_DATA_IR_CONFIG_CHANGE_LIST,
|
|
|
|
|
Mpi2EventDataIrConfigChangeList_t,
|
|
|
|
|
*pMpi2EventDataIrConfigChangeList_t;
|
|
|
|
|
|
|
|
|
|
/*IR Configuration Change List Event data Flags values */
|
|
|
|
|
#define MPI2_EVENT_IR_CHANGE_FLAGS_FOREIGN_CONFIG (0x00000001)
|
|
|
|
|
|
|
|
|
|
/*SAS Discovery Event data */
|
|
|
|
|
|
|
|
|
|
typedef struct _MPI2_EVENT_DATA_SAS_DISCOVERY {
|
|
|
|
|
U8 Flags; /*0x00 */
|
|
|
|
|
U8 ReasonCode; /*0x01 */
|
|
|
|
|
U8 PhysicalPort; /*0x02 */
|
|
|
|
|
U8 Reserved1; /*0x03 */
|
|
|
|
|
U32 DiscoveryStatus; /*0x04 */
|
|
|
|
|
} MPI2_EVENT_DATA_SAS_DISCOVERY,
|
|
|
|
|
*PTR_MPI2_EVENT_DATA_SAS_DISCOVERY,
|
|
|
|
|
Mpi2EventDataSasDiscovery_t, *pMpi2EventDataSasDiscovery_t;
|
|
|
|
|
|
|
|
|
|
/*SAS Discovery Event data Flags values */
|
|
|
|
|
#define MPI2_EVENT_SAS_DISC_DEVICE_CHANGE (0x02)
|
|
|
|
|
#define MPI2_EVENT_SAS_DISC_IN_PROGRESS (0x01)
|
|
|
|
|
|
|
|
|
|
/*SAS Discovery Event data ReasonCode values */
|
|
|
|
|
#define MPI2_EVENT_SAS_DISC_RC_STARTED (0x01)
|
|
|
|
|
#define MPI2_EVENT_SAS_DISC_RC_COMPLETED (0x02)
|
|
|
|
|
|
|
|
|
|
/*SAS Discovery Event data DiscoveryStatus values */
|
|
|
|
|
#define MPI2_EVENT_SAS_DISC_DS_MAX_ENCLOSURES_EXCEED (0x80000000)
|
|
|
|
|
#define MPI2_EVENT_SAS_DISC_DS_MAX_EXPANDERS_EXCEED (0x40000000)
|
|
|
|
|
#define MPI2_EVENT_SAS_DISC_DS_MAX_DEVICES_EXCEED (0x20000000)
|
|
|
|
|
#define MPI2_EVENT_SAS_DISC_DS_MAX_TOPO_PHYS_EXCEED (0x10000000)
|
|
|
|
|
#define MPI2_EVENT_SAS_DISC_DS_DOWNSTREAM_INITIATOR (0x08000000)
|
|
|
|
|
#define MPI2_EVENT_SAS_DISC_DS_MULTI_SUBTRACTIVE_SUBTRACTIVE (0x00008000)
|
|
|
|
|
#define MPI2_EVENT_SAS_DISC_DS_EXP_MULTI_SUBTRACTIVE (0x00004000)
|
|
|
|
|
#define MPI2_EVENT_SAS_DISC_DS_MULTI_PORT_DOMAIN (0x00002000)
|
|
|
|
|
#define MPI2_EVENT_SAS_DISC_DS_TABLE_TO_SUBTRACTIVE_LINK (0x00001000)
|
|
|
|
|
#define MPI2_EVENT_SAS_DISC_DS_UNSUPPORTED_DEVICE (0x00000800)
|
|
|
|
|
#define MPI2_EVENT_SAS_DISC_DS_TABLE_LINK (0x00000400)
|
|
|
|
|
#define MPI2_EVENT_SAS_DISC_DS_SUBTRACTIVE_LINK (0x00000200)
|
|
|
|
|
#define MPI2_EVENT_SAS_DISC_DS_SMP_CRC_ERROR (0x00000100)
|
|
|
|
|
#define MPI2_EVENT_SAS_DISC_DS_SMP_FUNCTION_FAILED (0x00000080)
|
|
|
|
|
#define MPI2_EVENT_SAS_DISC_DS_INDEX_NOT_EXIST (0x00000040)
|
|
|
|
|
#define MPI2_EVENT_SAS_DISC_DS_OUT_ROUTE_ENTRIES (0x00000020)
|
|
|
|
|
#define MPI2_EVENT_SAS_DISC_DS_SMP_TIMEOUT (0x00000010)
|
|
|
|
|
#define MPI2_EVENT_SAS_DISC_DS_MULTIPLE_PORTS (0x00000004)
|
|
|
|
|
#define MPI2_EVENT_SAS_DISC_DS_UNADDRESSABLE_DEVICE (0x00000002)
|
|
|
|
|
#define MPI2_EVENT_SAS_DISC_DS_LOOP_DETECTED (0x00000001)
|
|
|
|
|
|
|
|
|
|
/*SAS Broadcast Primitive Event data */
|
|
|
|
|
|
|
|
|
|
typedef struct _MPI2_EVENT_DATA_SAS_BROADCAST_PRIMITIVE {
|
|
|
|
|
U8 PhyNum; /*0x00 */
|
|
|
|
|
U8 Port; /*0x01 */
|
|
|
|
|
U8 PortWidth; /*0x02 */
|
|
|
|
|
U8 Primitive; /*0x03 */
|
|
|
|
|
} MPI2_EVENT_DATA_SAS_BROADCAST_PRIMITIVE,
|
|
|
|
|
*PTR_MPI2_EVENT_DATA_SAS_BROADCAST_PRIMITIVE,
|
|
|
|
|
Mpi2EventDataSasBroadcastPrimitive_t,
|
|
|
|
|
*pMpi2EventDataSasBroadcastPrimitive_t;
|
|
|
|
|
|
|
|
|
|
/*defines for the Primitive field */
|
|
|
|
|
#define MPI2_EVENT_PRIMITIVE_CHANGE (0x01)
|
|
|
|
|
#define MPI2_EVENT_PRIMITIVE_SES (0x02)
|
|
|
|
|
#define MPI2_EVENT_PRIMITIVE_EXPANDER (0x03)
|
|
|
|
|
#define MPI2_EVENT_PRIMITIVE_ASYNCHRONOUS_EVENT (0x04)
|
|
|
|
|
#define MPI2_EVENT_PRIMITIVE_RESERVED3 (0x05)
|
|
|
|
|
#define MPI2_EVENT_PRIMITIVE_RESERVED4 (0x06)
|
|
|
|
|
#define MPI2_EVENT_PRIMITIVE_CHANGE0_RESERVED (0x07)
|
|
|
|
|
#define MPI2_EVENT_PRIMITIVE_CHANGE1_RESERVED (0x08)
|
|
|
|
|
|
|
|
|
|
/*SAS Notify Primitive Event data */
|
|
|
|
|
|
|
|
|
|
typedef struct _MPI2_EVENT_DATA_SAS_NOTIFY_PRIMITIVE {
|
|
|
|
|
U8 PhyNum; /*0x00 */
|
|
|
|
|
U8 Port; /*0x01 */
|
|
|
|
|
U8 Reserved1; /*0x02 */
|
|
|
|
|
U8 Primitive; /*0x03 */
|
|
|
|
|
} MPI2_EVENT_DATA_SAS_NOTIFY_PRIMITIVE,
|
|
|
|
|
*PTR_MPI2_EVENT_DATA_SAS_NOTIFY_PRIMITIVE,
|
|
|
|
|
Mpi2EventDataSasNotifyPrimitive_t,
|
|
|
|
|
*pMpi2EventDataSasNotifyPrimitive_t;
|
|
|
|
|
|
|
|
|
|
/*defines for the Primitive field */
|
|
|
|
|
#define MPI2_EVENT_NOTIFY_ENABLE_SPINUP (0x01)
|
|
|
|
|
#define MPI2_EVENT_NOTIFY_POWER_LOSS_EXPECTED (0x02)
|
|
|
|
|
#define MPI2_EVENT_NOTIFY_RESERVED1 (0x03)
|
|
|
|
|
#define MPI2_EVENT_NOTIFY_RESERVED2 (0x04)
|
|
|
|
|
|
|
|
|
|
/*SAS Initiator Device Status Change Event data */
|
|
|
|
|
|
|
|
|
|
typedef struct _MPI2_EVENT_DATA_SAS_INIT_DEV_STATUS_CHANGE {
|
|
|
|
|
U8 ReasonCode; /*0x00 */
|
|
|
|
|
U8 PhysicalPort; /*0x01 */
|
|
|
|
|
U16 DevHandle; /*0x02 */
|
|
|
|
|
U64 SASAddress; /*0x04 */
|
|
|
|
|
} MPI2_EVENT_DATA_SAS_INIT_DEV_STATUS_CHANGE,
|
|
|
|
|
*PTR_MPI2_EVENT_DATA_SAS_INIT_DEV_STATUS_CHANGE,
|
|
|
|
|
Mpi2EventDataSasInitDevStatusChange_t,
|
|
|
|
|
*pMpi2EventDataSasInitDevStatusChange_t;
|
|
|
|
|
|
|
|
|
|
/*SAS Initiator Device Status Change event ReasonCode values */
|
|
|
|
|
#define MPI2_EVENT_SAS_INIT_RC_ADDED (0x01)
|
|
|
|
|
#define MPI2_EVENT_SAS_INIT_RC_NOT_RESPONDING (0x02)
|
|
|
|
|
|
|
|
|
|
/*SAS Initiator Device Table Overflow Event data */
|
|
|
|
|
|
|
|
|
|
typedef struct _MPI2_EVENT_DATA_SAS_INIT_TABLE_OVERFLOW {
|
|
|
|
|
U16 MaxInit; /*0x00 */
|
|
|
|
|
U16 CurrentInit; /*0x02 */
|
|
|
|
|
U64 SASAddress; /*0x04 */
|
|
|
|
|
} MPI2_EVENT_DATA_SAS_INIT_TABLE_OVERFLOW,
|
|
|
|
|
*PTR_MPI2_EVENT_DATA_SAS_INIT_TABLE_OVERFLOW,
|
|
|
|
|
Mpi2EventDataSasInitTableOverflow_t,
|
|
|
|
|
*pMpi2EventDataSasInitTableOverflow_t;
|
|
|
|
|
|
|
|
|
|
/*SAS Topology Change List Event data */
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
*Host code (drivers, BIOS, utilities, etc.) should leave this define set to
|
|
|
|
|
*one and check NumEntries at runtime.
|
|
|
|
|
*/
|
|
|
|
|
#ifndef MPI2_EVENT_SAS_TOPO_PHY_COUNT
|
|
|
|
|
#define MPI2_EVENT_SAS_TOPO_PHY_COUNT (1)
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
typedef struct _MPI2_EVENT_SAS_TOPO_PHY_ENTRY {
|
|
|
|
|
U16 AttachedDevHandle; /*0x00 */
|
|
|
|
|
U8 LinkRate; /*0x02 */
|
|
|
|
|
U8 PhyStatus; /*0x03 */
|
|
|
|
|
} MPI2_EVENT_SAS_TOPO_PHY_ENTRY, *PTR_MPI2_EVENT_SAS_TOPO_PHY_ENTRY,
|
|
|
|
|
Mpi2EventSasTopoPhyEntry_t, *pMpi2EventSasTopoPhyEntry_t;
|
|
|
|
|
|
|
|
|
|
typedef struct _MPI2_EVENT_DATA_SAS_TOPOLOGY_CHANGE_LIST {
|
|
|
|
|
U16 EnclosureHandle; /*0x00 */
|
|
|
|
|
U16 ExpanderDevHandle; /*0x02 */
|
|
|
|
|
U8 NumPhys; /*0x04 */
|
|
|
|
|
U8 Reserved1; /*0x05 */
|
|
|
|
|
U16 Reserved2; /*0x06 */
|
|
|
|
|
U8 NumEntries; /*0x08 */
|
|
|
|
|
U8 StartPhyNum; /*0x09 */
|
|
|
|
|
U8 ExpStatus; /*0x0A */
|
|
|
|
|
U8 PhysicalPort; /*0x0B */
|
|
|
|
|
MPI2_EVENT_SAS_TOPO_PHY_ENTRY
|
|
|
|
|
PHY[MPI2_EVENT_SAS_TOPO_PHY_COUNT]; /*0x0C */
|
|
|
|
|
} MPI2_EVENT_DATA_SAS_TOPOLOGY_CHANGE_LIST,
|
|
|
|
|
*PTR_MPI2_EVENT_DATA_SAS_TOPOLOGY_CHANGE_LIST,
|
|
|
|
|
Mpi2EventDataSasTopologyChangeList_t,
|
|
|
|
|
*pMpi2EventDataSasTopologyChangeList_t;
|
|
|
|
|
|
|
|
|
|
/*values for the ExpStatus field */
|
|
|
|
|
#define MPI2_EVENT_SAS_TOPO_ES_NO_EXPANDER (0x00)
|
|
|
|
|
#define MPI2_EVENT_SAS_TOPO_ES_ADDED (0x01)
|
|
|
|
|
#define MPI2_EVENT_SAS_TOPO_ES_NOT_RESPONDING (0x02)
|
|
|
|
|
#define MPI2_EVENT_SAS_TOPO_ES_RESPONDING (0x03)
|
|
|
|
|
#define MPI2_EVENT_SAS_TOPO_ES_DELAY_NOT_RESPONDING (0x04)
|
|
|
|
|
|
|
|
|
|
/*defines for the LinkRate field */
|
|
|
|
|
#define MPI2_EVENT_SAS_TOPO_LR_CURRENT_MASK (0xF0)
|
|
|
|
|
#define MPI2_EVENT_SAS_TOPO_LR_CURRENT_SHIFT (4)
|
|
|
|
|
#define MPI2_EVENT_SAS_TOPO_LR_PREV_MASK (0x0F)
|
|
|
|
|
#define MPI2_EVENT_SAS_TOPO_LR_PREV_SHIFT (0)
|
|
|
|
|
|
|
|
|
|
#define MPI2_EVENT_SAS_TOPO_LR_UNKNOWN_LINK_RATE (0x00)
|
|
|
|
|
#define MPI2_EVENT_SAS_TOPO_LR_PHY_DISABLED (0x01)
|
|
|
|
|
#define MPI2_EVENT_SAS_TOPO_LR_NEGOTIATION_FAILED (0x02)
|
|
|
|
|
#define MPI2_EVENT_SAS_TOPO_LR_SATA_OOB_COMPLETE (0x03)
|
|
|
|
|
#define MPI2_EVENT_SAS_TOPO_LR_PORT_SELECTOR (0x04)
|
|
|
|
|
#define MPI2_EVENT_SAS_TOPO_LR_SMP_RESET_IN_PROGRESS (0x05)
|
|
|
|
|
#define MPI2_EVENT_SAS_TOPO_LR_UNSUPPORTED_PHY (0x06)
|
|
|
|
|
#define MPI2_EVENT_SAS_TOPO_LR_RATE_1_5 (0x08)
|
|
|
|
|
#define MPI2_EVENT_SAS_TOPO_LR_RATE_3_0 (0x09)
|
|
|
|
|
#define MPI2_EVENT_SAS_TOPO_LR_RATE_6_0 (0x0A)
|
|
|
|
|
#define MPI25_EVENT_SAS_TOPO_LR_RATE_12_0 (0x0B)
|
2017-10-10 21:11:19 +08:00
|
|
|
#define MPI26_EVENT_SAS_TOPO_LR_RATE_22_5 (0x0C)
|
2012-11-30 10:14:21 +08:00
|
|
|
|
|
|
|
|
/*values for the PhyStatus field */
|
|
|
|
|
#define MPI2_EVENT_SAS_TOPO_PHYSTATUS_VACANT (0x80)
|
|
|
|
|
#define MPI2_EVENT_SAS_TOPO_PS_MULTIPLEX_CHANGE (0x10)
|
|
|
|
|
/*values for the PhyStatus ReasonCode sub-field */
|
|
|
|
|
#define MPI2_EVENT_SAS_TOPO_RC_MASK (0x0F)
|
|
|
|
|
#define MPI2_EVENT_SAS_TOPO_RC_TARG_ADDED (0x01)
|
|
|
|
|
#define MPI2_EVENT_SAS_TOPO_RC_TARG_NOT_RESPONDING (0x02)
|
|
|
|
|
#define MPI2_EVENT_SAS_TOPO_RC_PHY_CHANGED (0x03)
|
|
|
|
|
#define MPI2_EVENT_SAS_TOPO_RC_NO_CHANGE (0x04)
|
|
|
|
|
#define MPI2_EVENT_SAS_TOPO_RC_DELAY_NOT_RESPONDING (0x05)
|
|
|
|
|
|
|
|
|
|
/*SAS Enclosure Device Status Change Event data */
|
|
|
|
|
|
|
|
|
|
typedef struct _MPI2_EVENT_DATA_SAS_ENCL_DEV_STATUS_CHANGE {
|
|
|
|
|
U16 EnclosureHandle; /*0x00 */
|
|
|
|
|
U8 ReasonCode; /*0x02 */
|
|
|
|
|
U8 PhysicalPort; /*0x03 */
|
|
|
|
|
U64 EnclosureLogicalID; /*0x04 */
|
|
|
|
|
U16 NumSlots; /*0x0C */
|
|
|
|
|
U16 StartSlot; /*0x0E */
|
|
|
|
|
U32 PhyBits; /*0x10 */
|
|
|
|
|
} MPI2_EVENT_DATA_SAS_ENCL_DEV_STATUS_CHANGE,
|
|
|
|
|
*PTR_MPI2_EVENT_DATA_SAS_ENCL_DEV_STATUS_CHANGE,
|
|
|
|
|
Mpi2EventDataSasEnclDevStatusChange_t,
|
2017-10-10 21:11:19 +08:00
|
|
|
*pMpi2EventDataSasEnclDevStatusChange_t,
|
|
|
|
|
MPI26_EVENT_DATA_ENCL_DEV_STATUS_CHANGE,
|
|
|
|
|
*PTR_MPI26_EVENT_DATA_ENCL_DEV_STATUS_CHANGE,
|
|
|
|
|
Mpi26EventDataEnclDevStatusChange_t,
|
|
|
|
|
*pMpi26EventDataEnclDevStatusChange_t;
|
2012-11-30 10:14:21 +08:00
|
|
|
|
|
|
|
|
/*SAS Enclosure Device Status Change event ReasonCode values */
|
|
|
|
|
#define MPI2_EVENT_SAS_ENCL_RC_ADDED (0x01)
|
|
|
|
|
#define MPI2_EVENT_SAS_ENCL_RC_NOT_RESPONDING (0x02)
|
|
|
|
|
|
2017-10-10 21:11:19 +08:00
|
|
|
/*Enclosure Device Status Change event ReasonCode values */
|
|
|
|
|
#define MPI26_EVENT_ENCL_RC_ADDED (0x01)
|
|
|
|
|
#define MPI26_EVENT_ENCL_RC_NOT_RESPONDING (0x02)
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
typedef struct _MPI25_EVENT_DATA_SAS_DEVICE_DISCOVERY_ERROR {
|
|
|
|
|
U16 DevHandle; /*0x00 */
|
|
|
|
|
U8 ReasonCode; /*0x02 */
|
|
|
|
|
U8 PhysicalPort; /*0x03 */
|
|
|
|
|
U32 Reserved1[2]; /*0x04 */
|
|
|
|
|
U64 SASAddress; /*0x0C */
|
|
|
|
|
U32 Reserved2[2]; /*0x14 */
|
|
|
|
|
} MPI25_EVENT_DATA_SAS_DEVICE_DISCOVERY_ERROR,
|
|
|
|
|
*PTR_MPI25_EVENT_DATA_SAS_DEVICE_DISCOVERY_ERROR,
|
|
|
|
|
Mpi25EventDataSasDeviceDiscoveryError_t,
|
|
|
|
|
*pMpi25EventDataSasDeviceDiscoveryError_t;
|
|
|
|
|
|
|
|
|
|
/*SAS Device Discovery Error Event data ReasonCode values */
|
|
|
|
|
#define MPI25_EVENT_SAS_DISC_ERR_SMP_FAILED (0x01)
|
|
|
|
|
#define MPI25_EVENT_SAS_DISC_ERR_SMP_TIMEOUT (0x02)
|
|
|
|
|
|
2012-11-30 10:14:21 +08:00
|
|
|
/*SAS PHY Counter Event data */
|
|
|
|
|
|
|
|
|
|
typedef struct _MPI2_EVENT_DATA_SAS_PHY_COUNTER {
|
|
|
|
|
U64 TimeStamp; /*0x00 */
|
|
|
|
|
U32 Reserved1; /*0x08 */
|
|
|
|
|
U8 PhyEventCode; /*0x0C */
|
|
|
|
|
U8 PhyNum; /*0x0D */
|
|
|
|
|
U16 Reserved2; /*0x0E */
|
|
|
|
|
U32 PhyEventInfo; /*0x10 */
|
|
|
|
|
U8 CounterType; /*0x14 */
|
|
|
|
|
U8 ThresholdWindow; /*0x15 */
|
|
|
|
|
U8 TimeUnits; /*0x16 */
|
|
|
|
|
U8 Reserved3; /*0x17 */
|
|
|
|
|
U32 EventThreshold; /*0x18 */
|
|
|
|
|
U16 ThresholdFlags; /*0x1C */
|
|
|
|
|
U16 Reserved4; /*0x1E */
|
|
|
|
|
} MPI2_EVENT_DATA_SAS_PHY_COUNTER,
|
|
|
|
|
*PTR_MPI2_EVENT_DATA_SAS_PHY_COUNTER,
|
|
|
|
|
Mpi2EventDataSasPhyCounter_t,
|
|
|
|
|
*pMpi2EventDataSasPhyCounter_t;
|
|
|
|
|
|
|
|
|
|
/*use MPI2_SASPHY3_EVENT_CODE_ values from mpi2_cnfg.h
|
|
|
|
|
*for the PhyEventCode field */
|
|
|
|
|
|
|
|
|
|
/*use MPI2_SASPHY3_COUNTER_TYPE_ values from mpi2_cnfg.h
|
|
|
|
|
*for the CounterType field */
|
|
|
|
|
|
|
|
|
|
/*use MPI2_SASPHY3_TIME_UNITS_ values from mpi2_cnfg.h
|
|
|
|
|
*for the TimeUnits field */
|
|
|
|
|
|
|
|
|
|
/*use MPI2_SASPHY3_TFLAGS_ values from mpi2_cnfg.h
|
|
|
|
|
*for the ThresholdFlags field */
|
|
|
|
|
|
|
|
|
|
/*SAS Quiesce Event data */
|
|
|
|
|
|
|
|
|
|
typedef struct _MPI2_EVENT_DATA_SAS_QUIESCE {
|
|
|
|
|
U8 ReasonCode; /*0x00 */
|
|
|
|
|
U8 Reserved1; /*0x01 */
|
|
|
|
|
U16 Reserved2; /*0x02 */
|
|
|
|
|
U32 Reserved3; /*0x04 */
|
|
|
|
|
} MPI2_EVENT_DATA_SAS_QUIESCE,
|
|
|
|
|
*PTR_MPI2_EVENT_DATA_SAS_QUIESCE,
|
|
|
|
|
Mpi2EventDataSasQuiesce_t, *pMpi2EventDataSasQuiesce_t;
|
|
|
|
|
|
|
|
|
|
/*SAS Quiesce Event data ReasonCode values */
|
|
|
|
|
#define MPI2_EVENT_SAS_QUIESCE_RC_STARTED (0x01)
|
|
|
|
|
#define MPI2_EVENT_SAS_QUIESCE_RC_COMPLETED (0x02)
|
|
|
|
|
|
|
|
|
|
/*Host Based Discovery Phy Event data */
|
|
|
|
|
|
|
|
|
|
typedef struct _MPI2_EVENT_HBD_PHY_SAS {
|
|
|
|
|
U8 Flags; /*0x00 */
|
|
|
|
|
U8 NegotiatedLinkRate; /*0x01 */
|
|
|
|
|
U8 PhyNum; /*0x02 */
|
|
|
|
|
U8 PhysicalPort; /*0x03 */
|
|
|
|
|
U32 Reserved1; /*0x04 */
|
|
|
|
|
U8 InitialFrame[28]; /*0x08 */
|
|
|
|
|
} MPI2_EVENT_HBD_PHY_SAS, *PTR_MPI2_EVENT_HBD_PHY_SAS,
|
|
|
|
|
Mpi2EventHbdPhySas_t, *pMpi2EventHbdPhySas_t;
|
|
|
|
|
|
|
|
|
|
/*values for the Flags field */
|
|
|
|
|
#define MPI2_EVENT_HBD_SAS_FLAGS_FRAME_VALID (0x02)
|
|
|
|
|
#define MPI2_EVENT_HBD_SAS_FLAGS_SATA_FRAME (0x01)
|
|
|
|
|
|
|
|
|
|
/*use MPI2_SAS_NEG_LINK_RATE_ defines from mpi2_cnfg.h
|
|
|
|
|
*for the NegotiatedLinkRate field */
|
|
|
|
|
|
|
|
|
|
typedef union _MPI2_EVENT_HBD_DESCRIPTOR {
|
|
|
|
|
MPI2_EVENT_HBD_PHY_SAS Sas;
|
|
|
|
|
} MPI2_EVENT_HBD_DESCRIPTOR, *PTR_MPI2_EVENT_HBD_DESCRIPTOR,
|
|
|
|
|
Mpi2EventHbdDescriptor_t, *pMpi2EventHbdDescriptor_t;
|
|
|
|
|
|
|
|
|
|
typedef struct _MPI2_EVENT_DATA_HBD_PHY {
|
|
|
|
|
U8 DescriptorType; /*0x00 */
|
|
|
|
|
U8 Reserved1; /*0x01 */
|
|
|
|
|
U16 Reserved2; /*0x02 */
|
|
|
|
|
U32 Reserved3; /*0x04 */
|
|
|
|
|
MPI2_EVENT_HBD_DESCRIPTOR Descriptor; /*0x08 */
|
|
|
|
|
} MPI2_EVENT_DATA_HBD_PHY, *PTR_MPI2_EVENT_DATA_HBD_PHY,
|
|
|
|
|
Mpi2EventDataHbdPhy_t,
|
|
|
|
|
*pMpi2EventDataMpi2EventDataHbdPhy_t;
|
|
|
|
|
|
|
|
|
|
/*values for the DescriptorType field */
|
|
|
|
|
#define MPI2_EVENT_HBD_DT_SAS (0x01)
|
|
|
|
|
|
2017-10-10 21:11:19 +08:00
|
|
|
|
|
|
|
|
/*PCIe Device Status Change Event data (MPI v2.6 and later) */
|
|
|
|
|
|
|
|
|
|
typedef struct _MPI26_EVENT_DATA_PCIE_DEVICE_STATUS_CHANGE {
|
|
|
|
|
U16 TaskTag; /*0x00 */
|
|
|
|
|
U8 ReasonCode; /*0x02 */
|
|
|
|
|
U8 PhysicalPort; /*0x03 */
|
|
|
|
|
U8 ASC; /*0x04 */
|
|
|
|
|
U8 ASCQ; /*0x05 */
|
|
|
|
|
U16 DevHandle; /*0x06 */
|
|
|
|
|
U32 Reserved2; /*0x08 */
|
|
|
|
|
U64 WWID; /*0x0C */
|
|
|
|
|
U8 LUN[8]; /*0x14 */
|
|
|
|
|
} MPI26_EVENT_DATA_PCIE_DEVICE_STATUS_CHANGE,
|
|
|
|
|
*PTR_MPI26_EVENT_DATA_PCIE_DEVICE_STATUS_CHANGE,
|
|
|
|
|
Mpi26EventDataPCIeDeviceStatusChange_t,
|
|
|
|
|
*pMpi26EventDataPCIeDeviceStatusChange_t;
|
|
|
|
|
|
|
|
|
|
/*PCIe Device Status Change Event data ReasonCode values */
|
|
|
|
|
#define MPI26_EVENT_PCIDEV_STAT_RC_SMART_DATA (0x05)
|
|
|
|
|
#define MPI26_EVENT_PCIDEV_STAT_RC_UNSUPPORTED (0x07)
|
|
|
|
|
#define MPI26_EVENT_PCIDEV_STAT_RC_INTERNAL_DEVICE_RESET (0x08)
|
|
|
|
|
#define MPI26_EVENT_PCIDEV_STAT_RC_TASK_ABORT_INTERNAL (0x09)
|
|
|
|
|
#define MPI26_EVENT_PCIDEV_STAT_RC_ABORT_TASK_SET_INTERNAL (0x0A)
|
|
|
|
|
#define MPI26_EVENT_PCIDEV_STAT_RC_CLEAR_TASK_SET_INTERNAL (0x0B)
|
|
|
|
|
#define MPI26_EVENT_PCIDEV_STAT_RC_QUERY_TASK_INTERNAL (0x0C)
|
|
|
|
|
#define MPI26_EVENT_PCIDEV_STAT_RC_ASYNC_NOTIFICATION (0x0D)
|
|
|
|
|
#define MPI26_EVENT_PCIDEV_STAT_RC_CMP_INTERNAL_DEV_RESET (0x0E)
|
|
|
|
|
#define MPI26_EVENT_PCIDEV_STAT_RC_CMP_TASK_ABORT_INTERNAL (0x0F)
|
|
|
|
|
#define MPI26_EVENT_PCIDEV_STAT_RC_DEV_INIT_FAILURE (0x10)
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/*PCIe Enumeration Event data (MPI v2.6 and later) */
|
|
|
|
|
|
|
|
|
|
typedef struct _MPI26_EVENT_DATA_PCIE_ENUMERATION {
|
|
|
|
|
U8 Flags; /*0x00 */
|
|
|
|
|
U8 ReasonCode; /*0x01 */
|
|
|
|
|
U8 PhysicalPort; /*0x02 */
|
|
|
|
|
U8 Reserved1; /*0x03 */
|
|
|
|
|
U32 EnumerationStatus; /*0x04 */
|
|
|
|
|
} MPI26_EVENT_DATA_PCIE_ENUMERATION,
|
|
|
|
|
*PTR_MPI26_EVENT_DATA_PCIE_ENUMERATION,
|
|
|
|
|
Mpi26EventDataPCIeEnumeration_t,
|
|
|
|
|
*pMpi26EventDataPCIeEnumeration_t;
|
|
|
|
|
|
|
|
|
|
/*PCIe Enumeration Event data Flags values */
|
|
|
|
|
#define MPI26_EVENT_PCIE_ENUM_DEVICE_CHANGE (0x02)
|
|
|
|
|
#define MPI26_EVENT_PCIE_ENUM_IN_PROGRESS (0x01)
|
|
|
|
|
|
|
|
|
|
/*PCIe Enumeration Event data ReasonCode values */
|
|
|
|
|
#define MPI26_EVENT_PCIE_ENUM_RC_STARTED (0x01)
|
|
|
|
|
#define MPI26_EVENT_PCIE_ENUM_RC_COMPLETED (0x02)
|
|
|
|
|
|
|
|
|
|
/*PCIe Enumeration Event data EnumerationStatus values */
|
|
|
|
|
#define MPI26_EVENT_PCIE_ENUM_ES_MAX_SWITCHES_EXCEED (0x40000000)
|
|
|
|
|
#define MPI26_EVENT_PCIE_ENUM_ES_MAX_DEVICES_EXCEED (0x20000000)
|
|
|
|
|
#define MPI26_EVENT_PCIE_ENUM_ES_RESOURCES_EXHAUSTED (0x10000000)
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/*PCIe Topology Change List Event data (MPI v2.6 and later) */
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
*Host code (drivers, BIOS, utilities, etc.) should leave this define set to
|
|
|
|
|
*one and check NumEntries at runtime.
|
|
|
|
|
*/
|
|
|
|
|
#ifndef MPI26_EVENT_PCIE_TOPO_PORT_COUNT
|
|
|
|
|
#define MPI26_EVENT_PCIE_TOPO_PORT_COUNT (1)
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
typedef struct _MPI26_EVENT_PCIE_TOPO_PORT_ENTRY {
|
|
|
|
|
U16 AttachedDevHandle; /*0x00 */
|
|
|
|
|
U8 PortStatus; /*0x02 */
|
|
|
|
|
U8 Reserved1; /*0x03 */
|
|
|
|
|
U8 CurrentPortInfo; /*0x04 */
|
|
|
|
|
U8 Reserved2; /*0x05 */
|
|
|
|
|
U8 PreviousPortInfo; /*0x06 */
|
|
|
|
|
U8 Reserved3; /*0x07 */
|
|
|
|
|
} MPI26_EVENT_PCIE_TOPO_PORT_ENTRY,
|
|
|
|
|
*PTR_MPI26_EVENT_PCIE_TOPO_PORT_ENTRY,
|
|
|
|
|
Mpi26EventPCIeTopoPortEntry_t,
|
|
|
|
|
*pMpi26EventPCIeTopoPortEntry_t;
|
|
|
|
|
|
|
|
|
|
/*PCIe Topology Change List Event data PortStatus values */
|
|
|
|
|
#define MPI26_EVENT_PCIE_TOPO_PS_DEV_ADDED (0x01)
|
|
|
|
|
#define MPI26_EVENT_PCIE_TOPO_PS_NOT_RESPONDING (0x02)
|
|
|
|
|
#define MPI26_EVENT_PCIE_TOPO_PS_PORT_CHANGED (0x03)
|
|
|
|
|
#define MPI26_EVENT_PCIE_TOPO_PS_NO_CHANGE (0x04)
|
|
|
|
|
#define MPI26_EVENT_PCIE_TOPO_PS_DELAY_NOT_RESPONDING (0x05)
|
|
|
|
|
|
|
|
|
|
/*PCIe Topology Change List Event data defines for CurrentPortInfo and
|
|
|
|
|
*PreviousPortInfo
|
|
|
|
|
*/
|
|
|
|
|
#define MPI26_EVENT_PCIE_TOPO_PI_LANE_MASK (0xF0)
|
|
|
|
|
#define MPI26_EVENT_PCIE_TOPO_PI_LANES_UNKNOWN (0x00)
|
|
|
|
|
#define MPI26_EVENT_PCIE_TOPO_PI_1_LANE (0x10)
|
|
|
|
|
#define MPI26_EVENT_PCIE_TOPO_PI_2_LANES (0x20)
|
|
|
|
|
#define MPI26_EVENT_PCIE_TOPO_PI_4_LANES (0x30)
|
|
|
|
|
#define MPI26_EVENT_PCIE_TOPO_PI_8_LANES (0x40)
|
|
|
|
|
|
|
|
|
|
#define MPI26_EVENT_PCIE_TOPO_PI_RATE_MASK (0x0F)
|
|
|
|
|
#define MPI26_EVENT_PCIE_TOPO_PI_RATE_UNKNOWN (0x00)
|
|
|
|
|
#define MPI26_EVENT_PCIE_TOPO_PI_RATE_DISABLED (0x01)
|
|
|
|
|
#define MPI26_EVENT_PCIE_TOPO_PI_RATE_2_5 (0x02)
|
|
|
|
|
#define MPI26_EVENT_PCIE_TOPO_PI_RATE_5_0 (0x03)
|
|
|
|
|
#define MPI26_EVENT_PCIE_TOPO_PI_RATE_8_0 (0x04)
|
|
|
|
|
#define MPI26_EVENT_PCIE_TOPO_PI_RATE_16_0 (0x05)
|
|
|
|
|
|
|
|
|
|
typedef struct _MPI26_EVENT_DATA_PCIE_TOPOLOGY_CHANGE_LIST {
|
|
|
|
|
U16 EnclosureHandle; /*0x00 */
|
|
|
|
|
U16 SwitchDevHandle; /*0x02 */
|
|
|
|
|
U8 NumPorts; /*0x04 */
|
|
|
|
|
U8 Reserved1; /*0x05 */
|
|
|
|
|
U16 Reserved2; /*0x06 */
|
|
|
|
|
U8 NumEntries; /*0x08 */
|
|
|
|
|
U8 StartPortNum; /*0x09 */
|
|
|
|
|
U8 SwitchStatus; /*0x0A */
|
|
|
|
|
U8 PhysicalPort; /*0x0B */
|
|
|
|
|
MPI26_EVENT_PCIE_TOPO_PORT_ENTRY
|
|
|
|
|
PortEntry[MPI26_EVENT_PCIE_TOPO_PORT_COUNT]; /*0x0C */
|
|
|
|
|
} MPI26_EVENT_DATA_PCIE_TOPOLOGY_CHANGE_LIST,
|
|
|
|
|
*PTR_MPI26_EVENT_DATA_PCIE_TOPOLOGY_CHANGE_LIST,
|
|
|
|
|
Mpi26EventDataPCIeTopologyChangeList_t,
|
|
|
|
|
*pMpi26EventDataPCIeTopologyChangeList_t;
|
|
|
|
|
|
|
|
|
|
/*PCIe Topology Change List Event data SwitchStatus values */
|
|
|
|
|
#define MPI26_EVENT_PCIE_TOPO_SS_NO_PCIE_SWITCH (0x00)
|
|
|
|
|
#define MPI26_EVENT_PCIE_TOPO_SS_ADDED (0x01)
|
|
|
|
|
#define MPI26_EVENT_PCIE_TOPO_SS_NOT_RESPONDING (0x02)
|
|
|
|
|
#define MPI26_EVENT_PCIE_TOPO_SS_RESPONDING (0x03)
|
|
|
|
|
#define MPI26_EVENT_PCIE_TOPO_SS_DELAY_NOT_RESPONDING (0x04)
|
|
|
|
|
|
|
|
|
|
/*PCIe Link Counter Event data (MPI v2.6 and later) */
|
|
|
|
|
|
|
|
|
|
typedef struct _MPI26_EVENT_DATA_PCIE_LINK_COUNTER {
|
|
|
|
|
U64 TimeStamp; /*0x00 */
|
|
|
|
|
U32 Reserved1; /*0x08 */
|
|
|
|
|
U8 LinkEventCode; /*0x0C */
|
|
|
|
|
U8 LinkNum; /*0x0D */
|
|
|
|
|
U16 Reserved2; /*0x0E */
|
|
|
|
|
U32 LinkEventInfo; /*0x10 */
|
|
|
|
|
U8 CounterType; /*0x14 */
|
|
|
|
|
U8 ThresholdWindow; /*0x15 */
|
|
|
|
|
U8 TimeUnits; /*0x16 */
|
|
|
|
|
U8 Reserved3; /*0x17 */
|
|
|
|
|
U32 EventThreshold; /*0x18 */
|
|
|
|
|
U16 ThresholdFlags; /*0x1C */
|
|
|
|
|
U16 Reserved4; /*0x1E */
|
|
|
|
|
} MPI26_EVENT_DATA_PCIE_LINK_COUNTER,
|
|
|
|
|
*PTR_MPI26_EVENT_DATA_PCIE_LINK_COUNTER,
|
|
|
|
|
Mpi26EventDataPcieLinkCounter_t, *pMpi26EventDataPcieLinkCounter_t;
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/*use MPI26_PCIELINK3_EVTCODE_ values from mpi2_cnfg.h for the LinkEventCode
|
|
|
|
|
*field
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
/*use MPI26_PCIELINK3_COUNTER_TYPE_ values from mpi2_cnfg.h for the CounterType
|
|
|
|
|
*field
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
/*use MPI26_PCIELINK3_TIME_UNITS_ values from mpi2_cnfg.h for the TimeUnits
|
|
|
|
|
*field
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
/*use MPI26_PCIELINK3_TFLAGS_ values from mpi2_cnfg.h for the ThresholdFlags
|
|
|
|
|
*field
|
|
|
|
|
*/
|
|
|
|
|
|
2012-11-30 10:14:21 +08:00
|
|
|
/****************************************************************************
|
|
|
|
|
* EventAck message
|
|
|
|
|
****************************************************************************/
|
|
|
|
|
|
|
|
|
|
/*EventAck Request message */
|
|
|
|
|
typedef struct _MPI2_EVENT_ACK_REQUEST {
|
|
|
|
|
U16 Reserved1; /*0x00 */
|
|
|
|
|
U8 ChainOffset; /*0x02 */
|
|
|
|
|
U8 Function; /*0x03 */
|
|
|
|
|
U16 Reserved2; /*0x04 */
|
|
|
|
|
U8 Reserved3; /*0x06 */
|
|
|
|
|
U8 MsgFlags; /*0x07 */
|
|
|
|
|
U8 VP_ID; /*0x08 */
|
|
|
|
|
U8 VF_ID; /*0x09 */
|
|
|
|
|
U16 Reserved4; /*0x0A */
|
|
|
|
|
U16 Event; /*0x0C */
|
|
|
|
|
U16 Reserved5; /*0x0E */
|
|
|
|
|
U32 EventContext; /*0x10 */
|
|
|
|
|
} MPI2_EVENT_ACK_REQUEST, *PTR_MPI2_EVENT_ACK_REQUEST,
|
|
|
|
|
Mpi2EventAckRequest_t, *pMpi2EventAckRequest_t;
|
|
|
|
|
|
|
|
|
|
/*EventAck Reply message */
|
|
|
|
|
typedef struct _MPI2_EVENT_ACK_REPLY {
|
|
|
|
|
U16 Reserved1; /*0x00 */
|
|
|
|
|
U8 MsgLength; /*0x02 */
|
|
|
|
|
U8 Function; /*0x03 */
|
|
|
|
|
U16 Reserved2; /*0x04 */
|
|
|
|
|
U8 Reserved3; /*0x06 */
|
|
|
|
|
U8 MsgFlags; /*0x07 */
|
|
|
|
|
U8 VP_ID; /*0x08 */
|
|
|
|
|
U8 VF_ID; /*0x09 */
|
|
|
|
|
U16 Reserved4; /*0x0A */
|
|
|
|
|
U16 Reserved5; /*0x0C */
|
|
|
|
|
U16 IOCStatus; /*0x0E */
|
|
|
|
|
U32 IOCLogInfo; /*0x10 */
|
|
|
|
|
} MPI2_EVENT_ACK_REPLY, *PTR_MPI2_EVENT_ACK_REPLY,
|
|
|
|
|
Mpi2EventAckReply_t, *pMpi2EventAckReply_t;
|
|
|
|
|
|
|
|
|
|
/****************************************************************************
|
|
|
|
|
* SendHostMessage message
|
|
|
|
|
****************************************************************************/
|
|
|
|
|
|
|
|
|
|
/*SendHostMessage Request message */
|
|
|
|
|
typedef struct _MPI2_SEND_HOST_MESSAGE_REQUEST {
|
|
|
|
|
U16 HostDataLength; /*0x00 */
|
|
|
|
|
U8 ChainOffset; /*0x02 */
|
|
|
|
|
U8 Function; /*0x03 */
|
|
|
|
|
U16 Reserved1; /*0x04 */
|
|
|
|
|
U8 Reserved2; /*0x06 */
|
|
|
|
|
U8 MsgFlags; /*0x07 */
|
|
|
|
|
U8 VP_ID; /*0x08 */
|
|
|
|
|
U8 VF_ID; /*0x09 */
|
|
|
|
|
U16 Reserved3; /*0x0A */
|
|
|
|
|
U8 Reserved4; /*0x0C */
|
|
|
|
|
U8 DestVF_ID; /*0x0D */
|
|
|
|
|
U16 Reserved5; /*0x0E */
|
|
|
|
|
U32 Reserved6; /*0x10 */
|
|
|
|
|
U32 Reserved7; /*0x14 */
|
|
|
|
|
U32 Reserved8; /*0x18 */
|
|
|
|
|
U32 Reserved9; /*0x1C */
|
|
|
|
|
U32 Reserved10; /*0x20 */
|
|
|
|
|
U32 HostData[1]; /*0x24 */
|
|
|
|
|
} MPI2_SEND_HOST_MESSAGE_REQUEST,
|
|
|
|
|
*PTR_MPI2_SEND_HOST_MESSAGE_REQUEST,
|
|
|
|
|
Mpi2SendHostMessageRequest_t,
|
|
|
|
|
*pMpi2SendHostMessageRequest_t;
|
|
|
|
|
|
|
|
|
|
/*SendHostMessage Reply message */
|
|
|
|
|
typedef struct _MPI2_SEND_HOST_MESSAGE_REPLY {
|
|
|
|
|
U16 HostDataLength; /*0x00 */
|
|
|
|
|
U8 MsgLength; /*0x02 */
|
|
|
|
|
U8 Function; /*0x03 */
|
|
|
|
|
U16 Reserved1; /*0x04 */
|
|
|
|
|
U8 Reserved2; /*0x06 */
|
|
|
|
|
U8 MsgFlags; /*0x07 */
|
|
|
|
|
U8 VP_ID; /*0x08 */
|
|
|
|
|
U8 VF_ID; /*0x09 */
|
|
|
|
|
U16 Reserved3; /*0x0A */
|
|
|
|
|
U16 Reserved4; /*0x0C */
|
|
|
|
|
U16 IOCStatus; /*0x0E */
|
|
|
|
|
U32 IOCLogInfo; /*0x10 */
|
|
|
|
|
} MPI2_SEND_HOST_MESSAGE_REPLY, *PTR_MPI2_SEND_HOST_MESSAGE_REPLY,
|
|
|
|
|
Mpi2SendHostMessageReply_t, *pMpi2SendHostMessageReply_t;
|
|
|
|
|
|
|
|
|
|
/****************************************************************************
|
|
|
|
|
* FWDownload message
|
|
|
|
|
****************************************************************************/
|
|
|
|
|
|
|
|
|
|
/*MPI v2.0 FWDownload Request message */
|
|
|
|
|
typedef struct _MPI2_FW_DOWNLOAD_REQUEST {
|
|
|
|
|
U8 ImageType; /*0x00 */
|
|
|
|
|
U8 Reserved1; /*0x01 */
|
|
|
|
|
U8 ChainOffset; /*0x02 */
|
|
|
|
|
U8 Function; /*0x03 */
|
|
|
|
|
U16 Reserved2; /*0x04 */
|
|
|
|
|
U8 Reserved3; /*0x06 */
|
|
|
|
|
U8 MsgFlags; /*0x07 */
|
|
|
|
|
U8 VP_ID; /*0x08 */
|
|
|
|
|
U8 VF_ID; /*0x09 */
|
|
|
|
|
U16 Reserved4; /*0x0A */
|
|
|
|
|
U32 TotalImageSize; /*0x0C */
|
|
|
|
|
U32 Reserved5; /*0x10 */
|
|
|
|
|
MPI2_MPI_SGE_UNION SGL; /*0x14 */
|
|
|
|
|
} MPI2_FW_DOWNLOAD_REQUEST, *PTR_MPI2_FW_DOWNLOAD_REQUEST,
|
|
|
|
|
Mpi2FWDownloadRequest, *pMpi2FWDownloadRequest;
|
|
|
|
|
|
|
|
|
|
#define MPI2_FW_DOWNLOAD_MSGFLGS_LAST_SEGMENT (0x01)
|
|
|
|
|
|
|
|
|
|
#define MPI2_FW_DOWNLOAD_ITYPE_FW (0x01)
|
|
|
|
|
#define MPI2_FW_DOWNLOAD_ITYPE_BIOS (0x02)
|
|
|
|
|
#define MPI2_FW_DOWNLOAD_ITYPE_MANUFACTURING (0x06)
|
|
|
|
|
#define MPI2_FW_DOWNLOAD_ITYPE_CONFIG_1 (0x07)
|
|
|
|
|
#define MPI2_FW_DOWNLOAD_ITYPE_CONFIG_2 (0x08)
|
|
|
|
|
#define MPI2_FW_DOWNLOAD_ITYPE_MEGARAID (0x09)
|
|
|
|
|
#define MPI2_FW_DOWNLOAD_ITYPE_COMPLETE (0x0A)
|
|
|
|
|
#define MPI2_FW_DOWNLOAD_ITYPE_COMMON_BOOT_BLOCK (0x0B)
|
2014-09-12 18:05:28 +08:00
|
|
|
#define MPI2_FW_DOWNLOAD_ITYPE_PUBLIC_KEY (0x0C)
|
2017-10-10 21:11:19 +08:00
|
|
|
#define MPI2_FW_DOWNLOAD_ITYPE_CBB_BACKUP (0x0D)
|
|
|
|
|
#define MPI2_FW_DOWNLOAD_ITYPE_SBR (0x0E)
|
|
|
|
|
#define MPI2_FW_DOWNLOAD_ITYPE_SBR_BACKUP (0x0F)
|
|
|
|
|
#define MPI2_FW_DOWNLOAD_ITYPE_HIIM (0x10)
|
|
|
|
|
#define MPI2_FW_DOWNLOAD_ITYPE_HIIA (0x11)
|
|
|
|
|
#define MPI2_FW_DOWNLOAD_ITYPE_CTLR (0x12)
|
|
|
|
|
#define MPI2_FW_DOWNLOAD_ITYPE_IMR_FIRMWARE (0x13)
|
|
|
|
|
#define MPI2_FW_DOWNLOAD_ITYPE_MR_NVDATA (0x14)
|
2012-11-30 10:14:21 +08:00
|
|
|
#define MPI2_FW_DOWNLOAD_ITYPE_MIN_PRODUCT_SPECIFIC (0xF0)
|
|
|
|
|
|
|
|
|
|
/*MPI v2.0 FWDownload TransactionContext Element */
|
|
|
|
|
typedef struct _MPI2_FW_DOWNLOAD_TCSGE {
|
|
|
|
|
U8 Reserved1; /*0x00 */
|
|
|
|
|
U8 ContextSize; /*0x01 */
|
|
|
|
|
U8 DetailsLength; /*0x02 */
|
|
|
|
|
U8 Flags; /*0x03 */
|
|
|
|
|
U32 Reserved2; /*0x04 */
|
|
|
|
|
U32 ImageOffset; /*0x08 */
|
|
|
|
|
U32 ImageSize; /*0x0C */
|
|
|
|
|
} MPI2_FW_DOWNLOAD_TCSGE, *PTR_MPI2_FW_DOWNLOAD_TCSGE,
|
|
|
|
|
Mpi2FWDownloadTCSGE_t, *pMpi2FWDownloadTCSGE_t;
|
|
|
|
|
|
|
|
|
|
/*MPI v2.5 FWDownload Request message */
|
|
|
|
|
typedef struct _MPI25_FW_DOWNLOAD_REQUEST {
|
|
|
|
|
U8 ImageType; /*0x00 */
|
|
|
|
|
U8 Reserved1; /*0x01 */
|
|
|
|
|
U8 ChainOffset; /*0x02 */
|
|
|
|
|
U8 Function; /*0x03 */
|
|
|
|
|
U16 Reserved2; /*0x04 */
|
|
|
|
|
U8 Reserved3; /*0x06 */
|
|
|
|
|
U8 MsgFlags; /*0x07 */
|
|
|
|
|
U8 VP_ID; /*0x08 */
|
|
|
|
|
U8 VF_ID; /*0x09 */
|
|
|
|
|
U16 Reserved4; /*0x0A */
|
|
|
|
|
U32 TotalImageSize; /*0x0C */
|
|
|
|
|
U32 Reserved5; /*0x10 */
|
|
|
|
|
U32 Reserved6; /*0x14 */
|
|
|
|
|
U32 ImageOffset; /*0x18 */
|
|
|
|
|
U32 ImageSize; /*0x1C */
|
|
|
|
|
MPI25_SGE_IO_UNION SGL; /*0x20 */
|
|
|
|
|
} MPI25_FW_DOWNLOAD_REQUEST, *PTR_MPI25_FW_DOWNLOAD_REQUEST,
|
|
|
|
|
Mpi25FWDownloadRequest, *pMpi25FWDownloadRequest;
|
|
|
|
|
|
|
|
|
|
/*FWDownload Reply message */
|
|
|
|
|
typedef struct _MPI2_FW_DOWNLOAD_REPLY {
|
|
|
|
|
U8 ImageType; /*0x00 */
|
|
|
|
|
U8 Reserved1; /*0x01 */
|
|
|
|
|
U8 MsgLength; /*0x02 */
|
|
|
|
|
U8 Function; /*0x03 */
|
|
|
|
|
U16 Reserved2; /*0x04 */
|
|
|
|
|
U8 Reserved3; /*0x06 */
|
|
|
|
|
U8 MsgFlags; /*0x07 */
|
|
|
|
|
U8 VP_ID; /*0x08 */
|
|
|
|
|
U8 VF_ID; /*0x09 */
|
|
|
|
|
U16 Reserved4; /*0x0A */
|
|
|
|
|
U16 Reserved5; /*0x0C */
|
|
|
|
|
U16 IOCStatus; /*0x0E */
|
|
|
|
|
U32 IOCLogInfo; /*0x10 */
|
|
|
|
|
} MPI2_FW_DOWNLOAD_REPLY, *PTR_MPI2_FW_DOWNLOAD_REPLY,
|
|
|
|
|
Mpi2FWDownloadReply_t, *pMpi2FWDownloadReply_t;
|
|
|
|
|
|
|
|
|
|
/****************************************************************************
|
|
|
|
|
* FWUpload message
|
|
|
|
|
****************************************************************************/
|
|
|
|
|
|
|
|
|
|
/*MPI v2.0 FWUpload Request message */
|
|
|
|
|
typedef struct _MPI2_FW_UPLOAD_REQUEST {
|
|
|
|
|
U8 ImageType; /*0x00 */
|
|
|
|
|
U8 Reserved1; /*0x01 */
|
|
|
|
|
U8 ChainOffset; /*0x02 */
|
|
|
|
|
U8 Function; /*0x03 */
|
|
|
|
|
U16 Reserved2; /*0x04 */
|
|
|
|
|
U8 Reserved3; /*0x06 */
|
|
|
|
|
U8 MsgFlags; /*0x07 */
|
|
|
|
|
U8 VP_ID; /*0x08 */
|
|
|
|
|
U8 VF_ID; /*0x09 */
|
|
|
|
|
U16 Reserved4; /*0x0A */
|
|
|
|
|
U32 Reserved5; /*0x0C */
|
|
|
|
|
U32 Reserved6; /*0x10 */
|
|
|
|
|
MPI2_MPI_SGE_UNION SGL; /*0x14 */
|
|
|
|
|
} MPI2_FW_UPLOAD_REQUEST, *PTR_MPI2_FW_UPLOAD_REQUEST,
|
|
|
|
|
Mpi2FWUploadRequest_t, *pMpi2FWUploadRequest_t;
|
|
|
|
|
|
|
|
|
|
#define MPI2_FW_UPLOAD_ITYPE_FW_CURRENT (0x00)
|
|
|
|
|
#define MPI2_FW_UPLOAD_ITYPE_FW_FLASH (0x01)
|
|
|
|
|
#define MPI2_FW_UPLOAD_ITYPE_BIOS_FLASH (0x02)
|
|
|
|
|
#define MPI2_FW_UPLOAD_ITYPE_FW_BACKUP (0x05)
|
|
|
|
|
#define MPI2_FW_UPLOAD_ITYPE_MANUFACTURING (0x06)
|
|
|
|
|
#define MPI2_FW_UPLOAD_ITYPE_CONFIG_1 (0x07)
|
|
|
|
|
#define MPI2_FW_UPLOAD_ITYPE_CONFIG_2 (0x08)
|
|
|
|
|
#define MPI2_FW_UPLOAD_ITYPE_MEGARAID (0x09)
|
|
|
|
|
#define MPI2_FW_UPLOAD_ITYPE_COMPLETE (0x0A)
|
|
|
|
|
#define MPI2_FW_UPLOAD_ITYPE_COMMON_BOOT_BLOCK (0x0B)
|
2016-01-28 14:36:58 +08:00
|
|
|
#define MPI2_FW_UPLOAD_ITYPE_CBB_BACKUP (0x0D)
|
2017-10-10 21:11:19 +08:00
|
|
|
#define MPI2_FW_UPLOAD_ITYPE_SBR (0x0E)
|
|
|
|
|
#define MPI2_FW_UPLOAD_ITYPE_SBR_BACKUP (0x0F)
|
|
|
|
|
#define MPI2_FW_UPLOAD_ITYPE_HIIM (0x10)
|
|
|
|
|
#define MPI2_FW_UPLOAD_ITYPE_HIIA (0x11)
|
|
|
|
|
#define MPI2_FW_UPLOAD_ITYPE_CTLR (0x12)
|
|
|
|
|
#define MPI2_FW_UPLOAD_ITYPE_IMR_FIRMWARE (0x13)
|
|
|
|
|
#define MPI2_FW_UPLOAD_ITYPE_MR_NVDATA (0x14)
|
|
|
|
|
|
2012-11-30 10:14:21 +08:00
|
|
|
|
|
|
|
|
/*MPI v2.0 FWUpload TransactionContext Element */
|
|
|
|
|
typedef struct _MPI2_FW_UPLOAD_TCSGE {
|
|
|
|
|
U8 Reserved1; /*0x00 */
|
|
|
|
|
U8 ContextSize; /*0x01 */
|
|
|
|
|
U8 DetailsLength; /*0x02 */
|
|
|
|
|
U8 Flags; /*0x03 */
|
|
|
|
|
U32 Reserved2; /*0x04 */
|
|
|
|
|
U32 ImageOffset; /*0x08 */
|
|
|
|
|
U32 ImageSize; /*0x0C */
|
|
|
|
|
} MPI2_FW_UPLOAD_TCSGE, *PTR_MPI2_FW_UPLOAD_TCSGE,
|
|
|
|
|
Mpi2FWUploadTCSGE_t, *pMpi2FWUploadTCSGE_t;
|
|
|
|
|
|
|
|
|
|
/*MPI v2.5 FWUpload Request message */
|
|
|
|
|
typedef struct _MPI25_FW_UPLOAD_REQUEST {
|
|
|
|
|
U8 ImageType; /*0x00 */
|
|
|
|
|
U8 Reserved1; /*0x01 */
|
|
|
|
|
U8 ChainOffset; /*0x02 */
|
|
|
|
|
U8 Function; /*0x03 */
|
|
|
|
|
U16 Reserved2; /*0x04 */
|
|
|
|
|
U8 Reserved3; /*0x06 */
|
|
|
|
|
U8 MsgFlags; /*0x07 */
|
|
|
|
|
U8 VP_ID; /*0x08 */
|
|
|
|
|
U8 VF_ID; /*0x09 */
|
|
|
|
|
U16 Reserved4; /*0x0A */
|
|
|
|
|
U32 Reserved5; /*0x0C */
|
|
|
|
|
U32 Reserved6; /*0x10 */
|
|
|
|
|
U32 Reserved7; /*0x14 */
|
|
|
|
|
U32 ImageOffset; /*0x18 */
|
|
|
|
|
U32 ImageSize; /*0x1C */
|
|
|
|
|
MPI25_SGE_IO_UNION SGL; /*0x20 */
|
|
|
|
|
} MPI25_FW_UPLOAD_REQUEST, *PTR_MPI25_FW_UPLOAD_REQUEST,
|
|
|
|
|
Mpi25FWUploadRequest_t, *pMpi25FWUploadRequest_t;
|
|
|
|
|
|
|
|
|
|
/*FWUpload Reply message */
|
|
|
|
|
typedef struct _MPI2_FW_UPLOAD_REPLY {
|
|
|
|
|
U8 ImageType; /*0x00 */
|
|
|
|
|
U8 Reserved1; /*0x01 */
|
|
|
|
|
U8 MsgLength; /*0x02 */
|
|
|
|
|
U8 Function; /*0x03 */
|
|
|
|
|
U16 Reserved2; /*0x04 */
|
|
|
|
|
U8 Reserved3; /*0x06 */
|
|
|
|
|
U8 MsgFlags; /*0x07 */
|
|
|
|
|
U8 VP_ID; /*0x08 */
|
|
|
|
|
U8 VF_ID; /*0x09 */
|
|
|
|
|
U16 Reserved4; /*0x0A */
|
|
|
|
|
U16 Reserved5; /*0x0C */
|
|
|
|
|
U16 IOCStatus; /*0x0E */
|
|
|
|
|
U32 IOCLogInfo; /*0x10 */
|
|
|
|
|
U32 ActualImageSize; /*0x14 */
|
|
|
|
|
} MPI2_FW_UPLOAD_REPLY, *PTR_MPI2_FW_UPLOAD_REPLY,
|
|
|
|
|
Mpi2FWUploadReply_t, *pMPi2FWUploadReply_t;
|
|
|
|
|
|
|
|
|
|
/*FW Image Header */
|
|
|
|
|
typedef struct _MPI2_FW_IMAGE_HEADER {
|
|
|
|
|
U32 Signature; /*0x00 */
|
|
|
|
|
U32 Signature0; /*0x04 */
|
|
|
|
|
U32 Signature1; /*0x08 */
|
|
|
|
|
U32 Signature2; /*0x0C */
|
|
|
|
|
MPI2_VERSION_UNION MPIVersion; /*0x10 */
|
|
|
|
|
MPI2_VERSION_UNION FWVersion; /*0x14 */
|
|
|
|
|
MPI2_VERSION_UNION NVDATAVersion; /*0x18 */
|
|
|
|
|
MPI2_VERSION_UNION PackageVersion; /*0x1C */
|
|
|
|
|
U16 VendorID; /*0x20 */
|
|
|
|
|
U16 ProductID; /*0x22 */
|
|
|
|
|
U16 ProtocolFlags; /*0x24 */
|
|
|
|
|
U16 Reserved26; /*0x26 */
|
|
|
|
|
U32 IOCCapabilities; /*0x28 */
|
|
|
|
|
U32 ImageSize; /*0x2C */
|
|
|
|
|
U32 NextImageHeaderOffset; /*0x30 */
|
|
|
|
|
U32 Checksum; /*0x34 */
|
|
|
|
|
U32 Reserved38; /*0x38 */
|
|
|
|
|
U32 Reserved3C; /*0x3C */
|
|
|
|
|
U32 Reserved40; /*0x40 */
|
|
|
|
|
U32 Reserved44; /*0x44 */
|
|
|
|
|
U32 Reserved48; /*0x48 */
|
|
|
|
|
U32 Reserved4C; /*0x4C */
|
|
|
|
|
U32 Reserved50; /*0x50 */
|
|
|
|
|
U32 Reserved54; /*0x54 */
|
|
|
|
|
U32 Reserved58; /*0x58 */
|
|
|
|
|
U32 Reserved5C; /*0x5C */
|
2016-01-28 14:36:58 +08:00
|
|
|
U32 BootFlags; /*0x60 */
|
2012-11-30 10:14:21 +08:00
|
|
|
U32 FirmwareVersionNameWhat; /*0x64 */
|
|
|
|
|
U8 FirmwareVersionName[32]; /*0x68 */
|
|
|
|
|
U32 VendorNameWhat; /*0x88 */
|
|
|
|
|
U8 VendorName[32]; /*0x8C */
|
|
|
|
|
U32 PackageNameWhat; /*0x88 */
|
|
|
|
|
U8 PackageName[32]; /*0x8C */
|
|
|
|
|
U32 ReservedD0; /*0xD0 */
|
|
|
|
|
U32 ReservedD4; /*0xD4 */
|
|
|
|
|
U32 ReservedD8; /*0xD8 */
|
|
|
|
|
U32 ReservedDC; /*0xDC */
|
|
|
|
|
U32 ReservedE0; /*0xE0 */
|
|
|
|
|
U32 ReservedE4; /*0xE4 */
|
|
|
|
|
U32 ReservedE8; /*0xE8 */
|
|
|
|
|
U32 ReservedEC; /*0xEC */
|
|
|
|
|
U32 ReservedF0; /*0xF0 */
|
|
|
|
|
U32 ReservedF4; /*0xF4 */
|
|
|
|
|
U32 ReservedF8; /*0xF8 */
|
|
|
|
|
U32 ReservedFC; /*0xFC */
|
|
|
|
|
} MPI2_FW_IMAGE_HEADER, *PTR_MPI2_FW_IMAGE_HEADER,
|
|
|
|
|
Mpi2FWImageHeader_t, *pMpi2FWImageHeader_t;
|
|
|
|
|
|
|
|
|
|
/*Signature field */
|
|
|
|
|
#define MPI2_FW_HEADER_SIGNATURE_OFFSET (0x00)
|
|
|
|
|
#define MPI2_FW_HEADER_SIGNATURE_MASK (0xFF000000)
|
|
|
|
|
#define MPI2_FW_HEADER_SIGNATURE (0xEA000000)
|
2016-01-28 14:36:58 +08:00
|
|
|
#define MPI26_FW_HEADER_SIGNATURE (0xEB000000)
|
2012-11-30 10:14:21 +08:00
|
|
|
|
|
|
|
|
/*Signature0 field */
|
|
|
|
|
#define MPI2_FW_HEADER_SIGNATURE0_OFFSET (0x04)
|
|
|
|
|
#define MPI2_FW_HEADER_SIGNATURE0 (0x5AFAA55A)
|
2016-05-06 16:59:26 +08:00
|
|
|
/* Last byte is defined by architecture */
|
|
|
|
|
#define MPI26_FW_HEADER_SIGNATURE0_BASE (0x5AEAA500)
|
|
|
|
|
#define MPI26_FW_HEADER_SIGNATURE0_ARC_0 (0x5A)
|
|
|
|
|
#define MPI26_FW_HEADER_SIGNATURE0_ARC_1 (0x00)
|
|
|
|
|
#define MPI26_FW_HEADER_SIGNATURE0_ARC_2 (0x01)
|
|
|
|
|
/* legacy (0x5AEAA55A) */
|
2017-10-10 21:11:19 +08:00
|
|
|
#define MPI26_FW_HEADER_SIGNATURE0_ARC_3 (0x02)
|
2016-05-06 16:59:26 +08:00
|
|
|
#define MPI26_FW_HEADER_SIGNATURE0 \
|
|
|
|
|
(MPI26_FW_HEADER_SIGNATURE0_BASE+MPI26_FW_HEADER_SIGNATURE0_ARC_0)
|
|
|
|
|
#define MPI26_FW_HEADER_SIGNATURE0_3516 \
|
|
|
|
|
(MPI26_FW_HEADER_SIGNATURE0_BASE+MPI26_FW_HEADER_SIGNATURE0_ARC_1)
|
2017-10-10 21:11:19 +08:00
|
|
|
#define MPI26_FW_HEADER_SIGNATURE0_4008 \
|
|
|
|
|
(MPI26_FW_HEADER_SIGNATURE0_BASE+MPI26_FW_HEADER_SIGNATURE0_ARC_3)
|
2012-11-30 10:14:21 +08:00
|
|
|
|
|
|
|
|
/*Signature1 field */
|
|
|
|
|
#define MPI2_FW_HEADER_SIGNATURE1_OFFSET (0x08)
|
|
|
|
|
#define MPI2_FW_HEADER_SIGNATURE1 (0xA55AFAA5)
|
2016-01-28 14:36:58 +08:00
|
|
|
#define MPI26_FW_HEADER_SIGNATURE1 (0xA55AEAA5)
|
2012-11-30 10:14:21 +08:00
|
|
|
|
|
|
|
|
/*Signature2 field */
|
|
|
|
|
#define MPI2_FW_HEADER_SIGNATURE2_OFFSET (0x0C)
|
|
|
|
|
#define MPI2_FW_HEADER_SIGNATURE2 (0x5AA55AFA)
|
2016-01-28 14:36:58 +08:00
|
|
|
#define MPI26_FW_HEADER_SIGNATURE2 (0x5AA55AEA)
|
2012-11-30 10:14:21 +08:00
|
|
|
|
|
|
|
|
/*defines for using the ProductID field */
|
|
|
|
|
#define MPI2_FW_HEADER_PID_TYPE_MASK (0xF000)
|
|
|
|
|
#define MPI2_FW_HEADER_PID_TYPE_SAS (0x2000)
|
|
|
|
|
|
|
|
|
|
#define MPI2_FW_HEADER_PID_PROD_MASK (0x0F00)
|
|
|
|
|
#define MPI2_FW_HEADER_PID_PROD_A (0x0000)
|
|
|
|
|
#define MPI2_FW_HEADER_PID_PROD_TARGET_INITIATOR_SCSI (0x0200)
|
|
|
|
|
#define MPI2_FW_HEADER_PID_PROD_IR_SCSI (0x0700)
|
|
|
|
|
|
|
|
|
|
#define MPI2_FW_HEADER_PID_FAMILY_MASK (0x00FF)
|
|
|
|
|
/*SAS ProductID Family bits */
|
|
|
|
|
#define MPI2_FW_HEADER_PID_FAMILY_2108_SAS (0x0013)
|
|
|
|
|
#define MPI2_FW_HEADER_PID_FAMILY_2208_SAS (0x0014)
|
|
|
|
|
#define MPI25_FW_HEADER_PID_FAMILY_3108_SAS (0x0021)
|
2016-01-28 14:36:58 +08:00
|
|
|
#define MPI26_FW_HEADER_PID_FAMILY_3324_SAS (0x0028)
|
|
|
|
|
#define MPI26_FW_HEADER_PID_FAMILY_3516_SAS (0x0031)
|
2012-11-30 10:14:21 +08:00
|
|
|
|
|
|
|
|
/*use MPI2_IOCFACTS_PROTOCOL_ defines for ProtocolFlags field */
|
|
|
|
|
|
|
|
|
|
/*use MPI2_IOCFACTS_CAPABILITY_ defines for IOCCapabilities field */
|
|
|
|
|
|
|
|
|
|
#define MPI2_FW_HEADER_IMAGESIZE_OFFSET (0x2C)
|
|
|
|
|
#define MPI2_FW_HEADER_NEXTIMAGE_OFFSET (0x30)
|
2016-01-28 14:36:58 +08:00
|
|
|
#define MPI26_FW_HEADER_BOOTFLAGS_OFFSET (0x60)
|
2012-11-30 10:14:21 +08:00
|
|
|
#define MPI2_FW_HEADER_VERNMHWAT_OFFSET (0x64)
|
|
|
|
|
|
|
|
|
|
#define MPI2_FW_HEADER_WHAT_SIGNATURE (0x29232840)
|
|
|
|
|
|
|
|
|
|
#define MPI2_FW_HEADER_SIZE (0x100)
|
|
|
|
|
|
|
|
|
|
/*Extended Image Header */
|
|
|
|
|
typedef struct _MPI2_EXT_IMAGE_HEADER {
|
|
|
|
|
U8 ImageType; /*0x00 */
|
|
|
|
|
U8 Reserved1; /*0x01 */
|
|
|
|
|
U16 Reserved2; /*0x02 */
|
|
|
|
|
U32 Checksum; /*0x04 */
|
|
|
|
|
U32 ImageSize; /*0x08 */
|
|
|
|
|
U32 NextImageHeaderOffset; /*0x0C */
|
|
|
|
|
U32 PackageVersion; /*0x10 */
|
|
|
|
|
U32 Reserved3; /*0x14 */
|
|
|
|
|
U32 Reserved4; /*0x18 */
|
|
|
|
|
U32 Reserved5; /*0x1C */
|
|
|
|
|
U8 IdentifyString[32]; /*0x20 */
|
|
|
|
|
} MPI2_EXT_IMAGE_HEADER, *PTR_MPI2_EXT_IMAGE_HEADER,
|
|
|
|
|
Mpi2ExtImageHeader_t, *pMpi2ExtImageHeader_t;
|
|
|
|
|
|
|
|
|
|
/*useful offsets */
|
|
|
|
|
#define MPI2_EXT_IMAGE_IMAGETYPE_OFFSET (0x00)
|
|
|
|
|
#define MPI2_EXT_IMAGE_IMAGESIZE_OFFSET (0x08)
|
|
|
|
|
#define MPI2_EXT_IMAGE_NEXTIMAGE_OFFSET (0x0C)
|
|
|
|
|
|
|
|
|
|
#define MPI2_EXT_IMAGE_HEADER_SIZE (0x40)
|
|
|
|
|
|
|
|
|
|
/*defines for the ImageType field */
|
|
|
|
|
#define MPI2_EXT_IMAGE_TYPE_UNSPECIFIED (0x00)
|
|
|
|
|
#define MPI2_EXT_IMAGE_TYPE_FW (0x01)
|
|
|
|
|
#define MPI2_EXT_IMAGE_TYPE_NVDATA (0x03)
|
|
|
|
|
#define MPI2_EXT_IMAGE_TYPE_BOOTLOADER (0x04)
|
|
|
|
|
#define MPI2_EXT_IMAGE_TYPE_INITIALIZATION (0x05)
|
|
|
|
|
#define MPI2_EXT_IMAGE_TYPE_FLASH_LAYOUT (0x06)
|
|
|
|
|
#define MPI2_EXT_IMAGE_TYPE_SUPPORTED_DEVICES (0x07)
|
|
|
|
|
#define MPI2_EXT_IMAGE_TYPE_MEGARAID (0x08)
|
2014-09-12 18:05:28 +08:00
|
|
|
#define MPI2_EXT_IMAGE_TYPE_ENCRYPTED_HASH (0x09)
|
2012-11-30 10:14:21 +08:00
|
|
|
#define MPI2_EXT_IMAGE_TYPE_MIN_PRODUCT_SPECIFIC (0x80)
|
|
|
|
|
#define MPI2_EXT_IMAGE_TYPE_MAX_PRODUCT_SPECIFIC (0xFF)
|
|
|
|
|
|
|
|
|
|
#define MPI2_EXT_IMAGE_TYPE_MAX (MPI2_EXT_IMAGE_TYPE_MAX_PRODUCT_SPECIFIC)
|
|
|
|
|
|
|
|
|
|
/*FLASH Layout Extended Image Data */
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
*Host code (drivers, BIOS, utilities, etc.) should leave this define set to
|
|
|
|
|
*one and check RegionsPerLayout at runtime.
|
|
|
|
|
*/
|
|
|
|
|
#ifndef MPI2_FLASH_NUMBER_OF_REGIONS
|
|
|
|
|
#define MPI2_FLASH_NUMBER_OF_REGIONS (1)
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
*Host code (drivers, BIOS, utilities, etc.) should leave this define set to
|
|
|
|
|
*one and check NumberOfLayouts at runtime.
|
|
|
|
|
*/
|
|
|
|
|
#ifndef MPI2_FLASH_NUMBER_OF_LAYOUTS
|
|
|
|
|
#define MPI2_FLASH_NUMBER_OF_LAYOUTS (1)
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
typedef struct _MPI2_FLASH_REGION {
|
|
|
|
|
U8 RegionType; /*0x00 */
|
|
|
|
|
U8 Reserved1; /*0x01 */
|
|
|
|
|
U16 Reserved2; /*0x02 */
|
|
|
|
|
U32 RegionOffset; /*0x04 */
|
|
|
|
|
U32 RegionSize; /*0x08 */
|
|
|
|
|
U32 Reserved3; /*0x0C */
|
|
|
|
|
} MPI2_FLASH_REGION, *PTR_MPI2_FLASH_REGION,
|
|
|
|
|
Mpi2FlashRegion_t, *pMpi2FlashRegion_t;
|
|
|
|
|
|
|
|
|
|
typedef struct _MPI2_FLASH_LAYOUT {
|
|
|
|
|
U32 FlashSize; /*0x00 */
|
|
|
|
|
U32 Reserved1; /*0x04 */
|
|
|
|
|
U32 Reserved2; /*0x08 */
|
|
|
|
|
U32 Reserved3; /*0x0C */
|
|
|
|
|
MPI2_FLASH_REGION Region[MPI2_FLASH_NUMBER_OF_REGIONS]; /*0x10 */
|
|
|
|
|
} MPI2_FLASH_LAYOUT, *PTR_MPI2_FLASH_LAYOUT,
|
|
|
|
|
Mpi2FlashLayout_t, *pMpi2FlashLayout_t;
|
|
|
|
|
|
|
|
|
|
typedef struct _MPI2_FLASH_LAYOUT_DATA {
|
|
|
|
|
U8 ImageRevision; /*0x00 */
|
|
|
|
|
U8 Reserved1; /*0x01 */
|
|
|
|
|
U8 SizeOfRegion; /*0x02 */
|
|
|
|
|
U8 Reserved2; /*0x03 */
|
|
|
|
|
U16 NumberOfLayouts; /*0x04 */
|
|
|
|
|
U16 RegionsPerLayout; /*0x06 */
|
|
|
|
|
U16 MinimumSectorAlignment; /*0x08 */
|
|
|
|
|
U16 Reserved3; /*0x0A */
|
|
|
|
|
U32 Reserved4; /*0x0C */
|
|
|
|
|
MPI2_FLASH_LAYOUT Layout[MPI2_FLASH_NUMBER_OF_LAYOUTS]; /*0x10 */
|
|
|
|
|
} MPI2_FLASH_LAYOUT_DATA, *PTR_MPI2_FLASH_LAYOUT_DATA,
|
|
|
|
|
Mpi2FlashLayoutData_t, *pMpi2FlashLayoutData_t;
|
|
|
|
|
|
|
|
|
|
/*defines for the RegionType field */
|
|
|
|
|
#define MPI2_FLASH_REGION_UNUSED (0x00)
|
|
|
|
|
#define MPI2_FLASH_REGION_FIRMWARE (0x01)
|
|
|
|
|
#define MPI2_FLASH_REGION_BIOS (0x02)
|
|
|
|
|
#define MPI2_FLASH_REGION_NVDATA (0x03)
|
|
|
|
|
#define MPI2_FLASH_REGION_FIRMWARE_BACKUP (0x05)
|
|
|
|
|
#define MPI2_FLASH_REGION_MFG_INFORMATION (0x06)
|
|
|
|
|
#define MPI2_FLASH_REGION_CONFIG_1 (0x07)
|
|
|
|
|
#define MPI2_FLASH_REGION_CONFIG_2 (0x08)
|
|
|
|
|
#define MPI2_FLASH_REGION_MEGARAID (0x09)
|
2016-01-28 14:36:58 +08:00
|
|
|
#define MPI2_FLASH_REGION_COMMON_BOOT_BLOCK (0x0A)
|
|
|
|
|
#define MPI2_FLASH_REGION_INIT (MPI2_FLASH_REGION_COMMON_BOOT_BLOCK)
|
|
|
|
|
#define MPI2_FLASH_REGION_CBB_BACKUP (0x0D)
|
2017-10-10 21:11:19 +08:00
|
|
|
#define MPI2_FLASH_REGION_SBR (0x0E)
|
|
|
|
|
#define MPI2_FLASH_REGION_SBR_BACKUP (0x0F)
|
|
|
|
|
#define MPI2_FLASH_REGION_HIIM (0x10)
|
|
|
|
|
#define MPI2_FLASH_REGION_HIIA (0x11)
|
|
|
|
|
#define MPI2_FLASH_REGION_CTLR (0x12)
|
|
|
|
|
#define MPI2_FLASH_REGION_IMR_FIRMWARE (0x13)
|
|
|
|
|
#define MPI2_FLASH_REGION_MR_NVDATA (0x14)
|
2012-11-30 10:14:21 +08:00
|
|
|
|
|
|
|
|
/*ImageRevision */
|
|
|
|
|
#define MPI2_FLASH_LAYOUT_IMAGE_REVISION (0x00)
|
|
|
|
|
|
|
|
|
|
/*Supported Devices Extended Image Data */
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
*Host code (drivers, BIOS, utilities, etc.) should leave this define set to
|
|
|
|
|
*one and check NumberOfDevices at runtime.
|
|
|
|
|
*/
|
|
|
|
|
#ifndef MPI2_SUPPORTED_DEVICES_IMAGE_NUM_DEVICES
|
|
|
|
|
#define MPI2_SUPPORTED_DEVICES_IMAGE_NUM_DEVICES (1)
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
typedef struct _MPI2_SUPPORTED_DEVICE {
|
|
|
|
|
U16 DeviceID; /*0x00 */
|
|
|
|
|
U16 VendorID; /*0x02 */
|
|
|
|
|
U16 DeviceIDMask; /*0x04 */
|
|
|
|
|
U16 Reserved1; /*0x06 */
|
|
|
|
|
U8 LowPCIRev; /*0x08 */
|
|
|
|
|
U8 HighPCIRev; /*0x09 */
|
|
|
|
|
U16 Reserved2; /*0x0A */
|
|
|
|
|
U32 Reserved3; /*0x0C */
|
|
|
|
|
} MPI2_SUPPORTED_DEVICE, *PTR_MPI2_SUPPORTED_DEVICE,
|
|
|
|
|
Mpi2SupportedDevice_t, *pMpi2SupportedDevice_t;
|
|
|
|
|
|
|
|
|
|
typedef struct _MPI2_SUPPORTED_DEVICES_DATA {
|
|
|
|
|
U8 ImageRevision; /*0x00 */
|
|
|
|
|
U8 Reserved1; /*0x01 */
|
|
|
|
|
U8 NumberOfDevices; /*0x02 */
|
|
|
|
|
U8 Reserved2; /*0x03 */
|
|
|
|
|
U32 Reserved3; /*0x04 */
|
|
|
|
|
MPI2_SUPPORTED_DEVICE
|
|
|
|
|
SupportedDevice[MPI2_SUPPORTED_DEVICES_IMAGE_NUM_DEVICES];/*0x08 */
|
|
|
|
|
} MPI2_SUPPORTED_DEVICES_DATA, *PTR_MPI2_SUPPORTED_DEVICES_DATA,
|
|
|
|
|
Mpi2SupportedDevicesData_t, *pMpi2SupportedDevicesData_t;
|
|
|
|
|
|
|
|
|
|
/*ImageRevision */
|
|
|
|
|
#define MPI2_SUPPORTED_DEVICES_IMAGE_REVISION (0x00)
|
|
|
|
|
|
|
|
|
|
/*Init Extended Image Data */
|
|
|
|
|
|
|
|
|
|
typedef struct _MPI2_INIT_IMAGE_FOOTER {
|
|
|
|
|
U32 BootFlags; /*0x00 */
|
|
|
|
|
U32 ImageSize; /*0x04 */
|
|
|
|
|
U32 Signature0; /*0x08 */
|
|
|
|
|
U32 Signature1; /*0x0C */
|
|
|
|
|
U32 Signature2; /*0x10 */
|
|
|
|
|
U32 ResetVector; /*0x14 */
|
|
|
|
|
} MPI2_INIT_IMAGE_FOOTER, *PTR_MPI2_INIT_IMAGE_FOOTER,
|
|
|
|
|
Mpi2InitImageFooter_t, *pMpi2InitImageFooter_t;
|
|
|
|
|
|
|
|
|
|
/*defines for the BootFlags field */
|
|
|
|
|
#define MPI2_INIT_IMAGE_BOOTFLAGS_OFFSET (0x00)
|
|
|
|
|
|
|
|
|
|
/*defines for the ImageSize field */
|
|
|
|
|
#define MPI2_INIT_IMAGE_IMAGESIZE_OFFSET (0x04)
|
|
|
|
|
|
|
|
|
|
/*defines for the Signature0 field */
|
|
|
|
|
#define MPI2_INIT_IMAGE_SIGNATURE0_OFFSET (0x08)
|
|
|
|
|
#define MPI2_INIT_IMAGE_SIGNATURE0 (0x5AA55AEA)
|
|
|
|
|
|
|
|
|
|
/*defines for the Signature1 field */
|
|
|
|
|
#define MPI2_INIT_IMAGE_SIGNATURE1_OFFSET (0x0C)
|
|
|
|
|
#define MPI2_INIT_IMAGE_SIGNATURE1 (0xA55AEAA5)
|
|
|
|
|
|
|
|
|
|
/*defines for the Signature2 field */
|
|
|
|
|
#define MPI2_INIT_IMAGE_SIGNATURE2_OFFSET (0x10)
|
|
|
|
|
#define MPI2_INIT_IMAGE_SIGNATURE2 (0x5AEAA55A)
|
|
|
|
|
|
|
|
|
|
/*Signature fields as individual bytes */
|
|
|
|
|
#define MPI2_INIT_IMAGE_SIGNATURE_BYTE_0 (0xEA)
|
|
|
|
|
#define MPI2_INIT_IMAGE_SIGNATURE_BYTE_1 (0x5A)
|
|
|
|
|
#define MPI2_INIT_IMAGE_SIGNATURE_BYTE_2 (0xA5)
|
|
|
|
|
#define MPI2_INIT_IMAGE_SIGNATURE_BYTE_3 (0x5A)
|
|
|
|
|
|
|
|
|
|
#define MPI2_INIT_IMAGE_SIGNATURE_BYTE_4 (0xA5)
|
|
|
|
|
#define MPI2_INIT_IMAGE_SIGNATURE_BYTE_5 (0xEA)
|
|
|
|
|
#define MPI2_INIT_IMAGE_SIGNATURE_BYTE_6 (0x5A)
|
|
|
|
|
#define MPI2_INIT_IMAGE_SIGNATURE_BYTE_7 (0xA5)
|
|
|
|
|
|
|
|
|
|
#define MPI2_INIT_IMAGE_SIGNATURE_BYTE_8 (0x5A)
|
|
|
|
|
#define MPI2_INIT_IMAGE_SIGNATURE_BYTE_9 (0xA5)
|
|
|
|
|
#define MPI2_INIT_IMAGE_SIGNATURE_BYTE_A (0xEA)
|
|
|
|
|
#define MPI2_INIT_IMAGE_SIGNATURE_BYTE_B (0x5A)
|
|
|
|
|
|
|
|
|
|
/*defines for the ResetVector field */
|
|
|
|
|
#define MPI2_INIT_IMAGE_RESETVECTOR_OFFSET (0x14)
|
|
|
|
|
|
2014-09-12 18:05:28 +08:00
|
|
|
|
|
|
|
|
/* Encrypted Hash Extended Image Data */
|
|
|
|
|
|
|
|
|
|
typedef struct _MPI25_ENCRYPTED_HASH_ENTRY {
|
|
|
|
|
U8 HashImageType; /* 0x00 */
|
|
|
|
|
U8 HashAlgorithm; /* 0x01 */
|
|
|
|
|
U8 EncryptionAlgorithm; /* 0x02 */
|
|
|
|
|
U8 Reserved1; /* 0x03 */
|
|
|
|
|
U32 Reserved2; /* 0x04 */
|
|
|
|
|
U32 EncryptedHash[1]; /* 0x08 */ /* variable length */
|
|
|
|
|
} MPI25_ENCRYPTED_HASH_ENTRY, *PTR_MPI25_ENCRYPTED_HASH_ENTRY,
|
|
|
|
|
Mpi25EncryptedHashEntry_t, *pMpi25EncryptedHashEntry_t;
|
|
|
|
|
|
|
|
|
|
/* values for HashImageType */
|
|
|
|
|
#define MPI25_HASH_IMAGE_TYPE_UNUSED (0x00)
|
|
|
|
|
#define MPI25_HASH_IMAGE_TYPE_FIRMWARE (0x01)
|
2015-06-30 14:54:51 +08:00
|
|
|
#define MPI25_HASH_IMAGE_TYPE_BIOS (0x02)
|
2014-09-12 18:05:28 +08:00
|
|
|
|
|
|
|
|
/* values for HashAlgorithm */
|
|
|
|
|
#define MPI25_HASH_ALGORITHM_UNUSED (0x00)
|
|
|
|
|
#define MPI25_HASH_ALGORITHM_SHA256 (0x01)
|
|
|
|
|
|
|
|
|
|
/* values for EncryptionAlgorithm */
|
|
|
|
|
#define MPI25_ENCRYPTION_ALG_UNUSED (0x00)
|
|
|
|
|
#define MPI25_ENCRYPTION_ALG_RSA256 (0x01)
|
|
|
|
|
|
|
|
|
|
typedef struct _MPI25_ENCRYPTED_HASH_DATA {
|
|
|
|
|
U8 ImageVersion; /* 0x00 */
|
|
|
|
|
U8 NumHash; /* 0x01 */
|
|
|
|
|
U16 Reserved1; /* 0x02 */
|
|
|
|
|
U32 Reserved2; /* 0x04 */
|
|
|
|
|
MPI25_ENCRYPTED_HASH_ENTRY EncryptedHashEntry[1]; /* 0x08 */
|
|
|
|
|
} MPI25_ENCRYPTED_HASH_DATA, *PTR_MPI25_ENCRYPTED_HASH_DATA,
|
|
|
|
|
Mpi25EncryptedHashData_t, *pMpi25EncryptedHashData_t;
|
|
|
|
|
|
|
|
|
|
|
2012-11-30 10:14:21 +08:00
|
|
|
/****************************************************************************
|
|
|
|
|
* PowerManagementControl message
|
|
|
|
|
****************************************************************************/
|
|
|
|
|
|
|
|
|
|
/*PowerManagementControl Request message */
|
|
|
|
|
typedef struct _MPI2_PWR_MGMT_CONTROL_REQUEST {
|
|
|
|
|
U8 Feature; /*0x00 */
|
|
|
|
|
U8 Reserved1; /*0x01 */
|
|
|
|
|
U8 ChainOffset; /*0x02 */
|
|
|
|
|
U8 Function; /*0x03 */
|
|
|
|
|
U16 Reserved2; /*0x04 */
|
|
|
|
|
U8 Reserved3; /*0x06 */
|
|
|
|
|
U8 MsgFlags; /*0x07 */
|
|
|
|
|
U8 VP_ID; /*0x08 */
|
|
|
|
|
U8 VF_ID; /*0x09 */
|
|
|
|
|
U16 Reserved4; /*0x0A */
|
|
|
|
|
U8 Parameter1; /*0x0C */
|
|
|
|
|
U8 Parameter2; /*0x0D */
|
|
|
|
|
U8 Parameter3; /*0x0E */
|
|
|
|
|
U8 Parameter4; /*0x0F */
|
|
|
|
|
U32 Reserved5; /*0x10 */
|
|
|
|
|
U32 Reserved6; /*0x14 */
|
|
|
|
|
} MPI2_PWR_MGMT_CONTROL_REQUEST, *PTR_MPI2_PWR_MGMT_CONTROL_REQUEST,
|
|
|
|
|
Mpi2PwrMgmtControlRequest_t, *pMpi2PwrMgmtControlRequest_t;
|
|
|
|
|
|
|
|
|
|
/*defines for the Feature field */
|
|
|
|
|
#define MPI2_PM_CONTROL_FEATURE_DA_PHY_POWER_COND (0x01)
|
|
|
|
|
#define MPI2_PM_CONTROL_FEATURE_PORT_WIDTH_MODULATION (0x02)
|
|
|
|
|
#define MPI2_PM_CONTROL_FEATURE_PCIE_LINK (0x03) /*obsolete */
|
|
|
|
|
#define MPI2_PM_CONTROL_FEATURE_IOC_SPEED (0x04)
|
|
|
|
|
#define MPI2_PM_CONTROL_FEATURE_GLOBAL_PWR_MGMT_MODE (0x05)
|
|
|
|
|
#define MPI2_PM_CONTROL_FEATURE_MIN_PRODUCT_SPECIFIC (0x80)
|
|
|
|
|
#define MPI2_PM_CONTROL_FEATURE_MAX_PRODUCT_SPECIFIC (0xFF)
|
|
|
|
|
|
|
|
|
|
/*parameter usage for the MPI2_PM_CONTROL_FEATURE_DA_PHY_POWER_COND Feature */
|
|
|
|
|
/*Parameter1 contains a PHY number */
|
|
|
|
|
/*Parameter2 indicates power condition action using these defines */
|
|
|
|
|
#define MPI2_PM_CONTROL_PARAM2_PARTIAL (0x01)
|
|
|
|
|
#define MPI2_PM_CONTROL_PARAM2_SLUMBER (0x02)
|
|
|
|
|
#define MPI2_PM_CONTROL_PARAM2_EXIT_PWR_MGMT (0x03)
|
|
|
|
|
/*Parameter3 and Parameter4 are reserved */
|
|
|
|
|
|
|
|
|
|
/*parameter usage for the MPI2_PM_CONTROL_FEATURE_PORT_WIDTH_MODULATION
|
|
|
|
|
* Feature */
|
|
|
|
|
/*Parameter1 contains SAS port width modulation group number */
|
|
|
|
|
/*Parameter2 indicates IOC action using these defines */
|
|
|
|
|
#define MPI2_PM_CONTROL_PARAM2_REQUEST_OWNERSHIP (0x01)
|
|
|
|
|
#define MPI2_PM_CONTROL_PARAM2_CHANGE_MODULATION (0x02)
|
|
|
|
|
#define MPI2_PM_CONTROL_PARAM2_RELINQUISH_OWNERSHIP (0x03)
|
|
|
|
|
/*Parameter3 indicates desired modulation level using these defines */
|
|
|
|
|
#define MPI2_PM_CONTROL_PARAM3_25_PERCENT (0x00)
|
|
|
|
|
#define MPI2_PM_CONTROL_PARAM3_50_PERCENT (0x01)
|
|
|
|
|
#define MPI2_PM_CONTROL_PARAM3_75_PERCENT (0x02)
|
|
|
|
|
#define MPI2_PM_CONTROL_PARAM3_100_PERCENT (0x03)
|
|
|
|
|
/*Parameter4 is reserved */
|
|
|
|
|
|
|
|
|
|
/*this next set (_PCIE_LINK) is obsolete */
|
|
|
|
|
/*parameter usage for the MPI2_PM_CONTROL_FEATURE_PCIE_LINK Feature */
|
|
|
|
|
/*Parameter1 indicates desired PCIe link speed using these defines */
|
|
|
|
|
#define MPI2_PM_CONTROL_PARAM1_PCIE_2_5_GBPS (0x00) /*obsolete */
|
|
|
|
|
#define MPI2_PM_CONTROL_PARAM1_PCIE_5_0_GBPS (0x01) /*obsolete */
|
|
|
|
|
#define MPI2_PM_CONTROL_PARAM1_PCIE_8_0_GBPS (0x02) /*obsolete */
|
|
|
|
|
/*Parameter2 indicates desired PCIe link width using these defines */
|
|
|
|
|
#define MPI2_PM_CONTROL_PARAM2_WIDTH_X1 (0x01) /*obsolete */
|
|
|
|
|
#define MPI2_PM_CONTROL_PARAM2_WIDTH_X2 (0x02) /*obsolete */
|
|
|
|
|
#define MPI2_PM_CONTROL_PARAM2_WIDTH_X4 (0x04) /*obsolete */
|
|
|
|
|
#define MPI2_PM_CONTROL_PARAM2_WIDTH_X8 (0x08) /*obsolete */
|
|
|
|
|
/*Parameter3 and Parameter4 are reserved */
|
|
|
|
|
|
|
|
|
|
/*parameter usage for the MPI2_PM_CONTROL_FEATURE_IOC_SPEED Feature */
|
|
|
|
|
/*Parameter1 indicates desired IOC hardware clock speed using these defines */
|
|
|
|
|
#define MPI2_PM_CONTROL_PARAM1_FULL_IOC_SPEED (0x01)
|
|
|
|
|
#define MPI2_PM_CONTROL_PARAM1_HALF_IOC_SPEED (0x02)
|
|
|
|
|
#define MPI2_PM_CONTROL_PARAM1_QUARTER_IOC_SPEED (0x04)
|
|
|
|
|
#define MPI2_PM_CONTROL_PARAM1_EIGHTH_IOC_SPEED (0x08)
|
|
|
|
|
/*Parameter2, Parameter3, and Parameter4 are reserved */
|
|
|
|
|
|
|
|
|
|
/*parameter usage for the MPI2_PM_CONTROL_FEATURE_GLOBAL_PWR_MGMT_MODE Feature*/
|
|
|
|
|
/*Parameter1 indicates host action regarding global power management mode */
|
|
|
|
|
#define MPI2_PM_CONTROL_PARAM1_TAKE_CONTROL (0x01)
|
|
|
|
|
#define MPI2_PM_CONTROL_PARAM1_CHANGE_GLOBAL_MODE (0x02)
|
|
|
|
|
#define MPI2_PM_CONTROL_PARAM1_RELEASE_CONTROL (0x03)
|
|
|
|
|
/*Parameter2 indicates the requested global power management mode */
|
|
|
|
|
#define MPI2_PM_CONTROL_PARAM2_FULL_PWR_PERF (0x01)
|
|
|
|
|
#define MPI2_PM_CONTROL_PARAM2_REDUCED_PWR_PERF (0x08)
|
|
|
|
|
#define MPI2_PM_CONTROL_PARAM2_STANDBY (0x40)
|
|
|
|
|
/*Parameter3 and Parameter4 are reserved */
|
|
|
|
|
|
|
|
|
|
/*PowerManagementControl Reply message */
|
|
|
|
|
typedef struct _MPI2_PWR_MGMT_CONTROL_REPLY {
|
|
|
|
|
U8 Feature; /*0x00 */
|
|
|
|
|
U8 Reserved1; /*0x01 */
|
|
|
|
|
U8 MsgLength; /*0x02 */
|
|
|
|
|
U8 Function; /*0x03 */
|
|
|
|
|
U16 Reserved2; /*0x04 */
|
|
|
|
|
U8 Reserved3; /*0x06 */
|
|
|
|
|
U8 MsgFlags; /*0x07 */
|
|
|
|
|
U8 VP_ID; /*0x08 */
|
|
|
|
|
U8 VF_ID; /*0x09 */
|
|
|
|
|
U16 Reserved4; /*0x0A */
|
|
|
|
|
U16 Reserved5; /*0x0C */
|
|
|
|
|
U16 IOCStatus; /*0x0E */
|
|
|
|
|
U32 IOCLogInfo; /*0x10 */
|
|
|
|
|
} MPI2_PWR_MGMT_CONTROL_REPLY, *PTR_MPI2_PWR_MGMT_CONTROL_REPLY,
|
|
|
|
|
Mpi2PwrMgmtControlReply_t, *pMpi2PwrMgmtControlReply_t;
|
|
|
|
|
|
2016-01-28 14:36:58 +08:00
|
|
|
/****************************************************************************
|
|
|
|
|
* IO Unit Control messages (MPI v2.6 and later only.)
|
|
|
|
|
****************************************************************************/
|
|
|
|
|
|
|
|
|
|
/* IO Unit Control Request Message */
|
|
|
|
|
typedef struct _MPI26_IOUNIT_CONTROL_REQUEST {
|
|
|
|
|
U8 Operation; /* 0x00 */
|
|
|
|
|
U8 Reserved1; /* 0x01 */
|
|
|
|
|
U8 ChainOffset; /* 0x02 */
|
|
|
|
|
U8 Function; /* 0x03 */
|
|
|
|
|
U16 DevHandle; /* 0x04 */
|
|
|
|
|
U8 IOCParameter; /* 0x06 */
|
|
|
|
|
U8 MsgFlags; /* 0x07 */
|
|
|
|
|
U8 VP_ID; /* 0x08 */
|
|
|
|
|
U8 VF_ID; /* 0x09 */
|
|
|
|
|
U16 Reserved3; /* 0x0A */
|
|
|
|
|
U16 Reserved4; /* 0x0C */
|
|
|
|
|
U8 PhyNum; /* 0x0E */
|
|
|
|
|
U8 PrimFlags; /* 0x0F */
|
|
|
|
|
U32 Primitive; /* 0x10 */
|
|
|
|
|
U8 LookupMethod; /* 0x14 */
|
|
|
|
|
U8 Reserved5; /* 0x15 */
|
|
|
|
|
U16 SlotNumber; /* 0x16 */
|
|
|
|
|
U64 LookupAddress; /* 0x18 */
|
|
|
|
|
U32 IOCParameterValue; /* 0x20 */
|
|
|
|
|
U32 Reserved7; /* 0x24 */
|
|
|
|
|
U32 Reserved8; /* 0x28 */
|
|
|
|
|
} MPI26_IOUNIT_CONTROL_REQUEST,
|
|
|
|
|
*PTR_MPI26_IOUNIT_CONTROL_REQUEST,
|
|
|
|
|
Mpi26IoUnitControlRequest_t,
|
|
|
|
|
*pMpi26IoUnitControlRequest_t;
|
|
|
|
|
|
|
|
|
|
/* values for the Operation field */
|
|
|
|
|
#define MPI26_CTRL_OP_CLEAR_ALL_PERSISTENT (0x02)
|
|
|
|
|
#define MPI26_CTRL_OP_SAS_PHY_LINK_RESET (0x06)
|
|
|
|
|
#define MPI26_CTRL_OP_SAS_PHY_HARD_RESET (0x07)
|
|
|
|
|
#define MPI26_CTRL_OP_PHY_CLEAR_ERROR_LOG (0x08)
|
2016-05-06 16:59:26 +08:00
|
|
|
#define MPI26_CTRL_OP_LINK_CLEAR_ERROR_LOG (0x09)
|
2016-01-28 14:36:58 +08:00
|
|
|
#define MPI26_CTRL_OP_SAS_SEND_PRIMITIVE (0x0A)
|
|
|
|
|
#define MPI26_CTRL_OP_FORCE_FULL_DISCOVERY (0x0B)
|
|
|
|
|
#define MPI26_CTRL_OP_REMOVE_DEVICE (0x0D)
|
|
|
|
|
#define MPI26_CTRL_OP_LOOKUP_MAPPING (0x0E)
|
|
|
|
|
#define MPI26_CTRL_OP_SET_IOC_PARAMETER (0x0F)
|
|
|
|
|
#define MPI26_CTRL_OP_ENABLE_FP_DEVICE (0x10)
|
|
|
|
|
#define MPI26_CTRL_OP_DISABLE_FP_DEVICE (0x11)
|
|
|
|
|
#define MPI26_CTRL_OP_ENABLE_FP_ALL (0x12)
|
|
|
|
|
#define MPI26_CTRL_OP_DISABLE_FP_ALL (0x13)
|
|
|
|
|
#define MPI26_CTRL_OP_DEV_ENABLE_NCQ (0x14)
|
|
|
|
|
#define MPI26_CTRL_OP_DEV_DISABLE_NCQ (0x15)
|
|
|
|
|
#define MPI26_CTRL_OP_SHUTDOWN (0x16)
|
|
|
|
|
#define MPI26_CTRL_OP_DEV_ENABLE_PERSIST_CONNECTION (0x17)
|
|
|
|
|
#define MPI26_CTRL_OP_DEV_DISABLE_PERSIST_CONNECTION (0x18)
|
|
|
|
|
#define MPI26_CTRL_OP_DEV_CLOSE_PERSIST_CONNECTION (0x19)
|
2017-10-10 21:11:19 +08:00
|
|
|
#define MPI26_CTRL_OP_ENABLE_NVME_SGL_FORMAT (0x1A)
|
|
|
|
|
#define MPI26_CTRL_OP_DISABLE_NVME_SGL_FORMAT (0x1B)
|
2016-01-28 14:36:58 +08:00
|
|
|
#define MPI26_CTRL_OP_PRODUCT_SPECIFIC_MIN (0x80)
|
|
|
|
|
|
|
|
|
|
/* values for the PrimFlags field */
|
|
|
|
|
#define MPI26_CTRL_PRIMFLAGS_SINGLE (0x08)
|
|
|
|
|
#define MPI26_CTRL_PRIMFLAGS_TRIPLE (0x02)
|
|
|
|
|
#define MPI26_CTRL_PRIMFLAGS_REDUNDANT (0x01)
|
|
|
|
|
|
|
|
|
|
/* values for the LookupMethod field */
|
|
|
|
|
#define MPI26_CTRL_LOOKUP_METHOD_WWID_ADDRESS (0x01)
|
|
|
|
|
#define MPI26_CTRL_LOOKUP_METHOD_ENCLOSURE_SLOT (0x02)
|
|
|
|
|
#define MPI26_CTRL_LOOKUP_METHOD_SAS_DEVICE_NAME (0x03)
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* IO Unit Control Reply Message */
|
|
|
|
|
typedef struct _MPI26_IOUNIT_CONTROL_REPLY {
|
|
|
|
|
U8 Operation; /* 0x00 */
|
|
|
|
|
U8 Reserved1; /* 0x01 */
|
|
|
|
|
U8 MsgLength; /* 0x02 */
|
|
|
|
|
U8 Function; /* 0x03 */
|
|
|
|
|
U16 DevHandle; /* 0x04 */
|
|
|
|
|
U8 IOCParameter; /* 0x06 */
|
|
|
|
|
U8 MsgFlags; /* 0x07 */
|
|
|
|
|
U8 VP_ID; /* 0x08 */
|
|
|
|
|
U8 VF_ID; /* 0x09 */
|
|
|
|
|
U16 Reserved3; /* 0x0A */
|
|
|
|
|
U16 Reserved4; /* 0x0C */
|
|
|
|
|
U16 IOCStatus; /* 0x0E */
|
|
|
|
|
U32 IOCLogInfo; /* 0x10 */
|
|
|
|
|
} MPI26_IOUNIT_CONTROL_REPLY,
|
|
|
|
|
*PTR_MPI26_IOUNIT_CONTROL_REPLY,
|
|
|
|
|
Mpi26IoUnitControlReply_t,
|
|
|
|
|
*pMpi26IoUnitControlReply_t;
|
|
|
|
|
|
|
|
|
|
|
2012-11-30 10:14:21 +08:00
|
|
|
#endif
|