2005-04-17 06:20:36 +08:00
|
|
|
/*
|
|
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
|
|
* License. See the file "COPYING" in the main directory of this archive
|
|
|
|
* for more details.
|
|
|
|
*
|
|
|
|
* Copyright (C) 1998, 1999, 2000 by Ralf Baechle
|
|
|
|
* Copyright (C) 1999, 2000 Silicon Graphics, Inc.
|
2013-03-26 02:40:49 +08:00
|
|
|
* Copyright (C) 2007 by Maciej W. Rozycki
|
|
|
|
* Copyright (C) 2011, 2012 MIPS Technologies, Inc.
|
2005-04-17 06:20:36 +08:00
|
|
|
*/
|
|
|
|
#include <asm/asm.h>
|
2005-09-10 04:32:31 +08:00
|
|
|
#include <asm/asm-offsets.h>
|
2016-11-07 19:14:15 +08:00
|
|
|
#include <asm/export.h>
|
2005-04-17 06:20:36 +08:00
|
|
|
#include <asm/regdef.h>
|
|
|
|
|
2006-12-17 23:07:40 +08:00
|
|
|
#if LONGSIZE == 4
|
|
|
|
#define LONG_S_L swl
|
|
|
|
#define LONG_S_R swr
|
|
|
|
#else
|
|
|
|
#define LONG_S_L sdl
|
|
|
|
#define LONG_S_R sdr
|
|
|
|
#endif
|
|
|
|
|
2013-03-26 02:40:49 +08:00
|
|
|
#ifdef CONFIG_CPU_MICROMIPS
|
|
|
|
#define STORSIZE (LONGSIZE * 2)
|
|
|
|
#define STORMASK (STORSIZE - 1)
|
|
|
|
#define FILL64RG t8
|
|
|
|
#define FILLPTRG t7
|
|
|
|
#undef LONG_S
|
|
|
|
#define LONG_S LONG_SP
|
|
|
|
#else
|
|
|
|
#define STORSIZE LONGSIZE
|
|
|
|
#define STORMASK LONGMASK
|
|
|
|
#define FILL64RG a1
|
|
|
|
#define FILLPTRG t0
|
|
|
|
#endif
|
|
|
|
|
2014-01-03 17:23:16 +08:00
|
|
|
#define LEGACY_MODE 1
|
|
|
|
#define EVA_MODE 2
|
|
|
|
|
2014-01-03 18:11:45 +08:00
|
|
|
/*
|
|
|
|
* No need to protect it with EVA #ifdefery. The generated block of code
|
|
|
|
* will never be assembled if EVA is not enabled.
|
|
|
|
*/
|
|
|
|
#define __EVAFY(insn, reg, addr) __BUILD_EVA_INSN(insn##e, reg, addr)
|
|
|
|
#define ___BUILD_EVA_INSN(insn, reg, addr) __EVAFY(insn, reg, addr)
|
|
|
|
|
2005-04-17 06:20:36 +08:00
|
|
|
#define EX(insn,reg,addr,handler) \
|
2014-01-03 18:11:45 +08:00
|
|
|
.if \mode == LEGACY_MODE; \
|
|
|
|
9: insn reg, addr; \
|
|
|
|
.else; \
|
|
|
|
9: ___BUILD_EVA_INSN(insn, reg, addr); \
|
|
|
|
.endif; \
|
2013-01-22 19:59:30 +08:00
|
|
|
.section __ex_table,"a"; \
|
|
|
|
PTR 9b, handler; \
|
2005-04-17 06:20:36 +08:00
|
|
|
.previous
|
|
|
|
|
2014-01-03 18:11:45 +08:00
|
|
|
.macro f_fill64 dst, offset, val, fixup, mode
|
2013-03-26 02:40:49 +08:00
|
|
|
EX(LONG_S, \val, (\offset + 0 * STORSIZE)(\dst), \fixup)
|
|
|
|
EX(LONG_S, \val, (\offset + 1 * STORSIZE)(\dst), \fixup)
|
|
|
|
EX(LONG_S, \val, (\offset + 2 * STORSIZE)(\dst), \fixup)
|
|
|
|
EX(LONG_S, \val, (\offset + 3 * STORSIZE)(\dst), \fixup)
|
|
|
|
#if ((defined(CONFIG_CPU_MICROMIPS) && (LONGSIZE == 4)) || !defined(CONFIG_CPU_MICROMIPS))
|
|
|
|
EX(LONG_S, \val, (\offset + 4 * STORSIZE)(\dst), \fixup)
|
|
|
|
EX(LONG_S, \val, (\offset + 5 * STORSIZE)(\dst), \fixup)
|
|
|
|
EX(LONG_S, \val, (\offset + 6 * STORSIZE)(\dst), \fixup)
|
|
|
|
EX(LONG_S, \val, (\offset + 7 * STORSIZE)(\dst), \fixup)
|
|
|
|
#endif
|
|
|
|
#if (!defined(CONFIG_CPU_MICROMIPS) && (LONGSIZE == 4))
|
|
|
|
EX(LONG_S, \val, (\offset + 8 * STORSIZE)(\dst), \fixup)
|
|
|
|
EX(LONG_S, \val, (\offset + 9 * STORSIZE)(\dst), \fixup)
|
|
|
|
EX(LONG_S, \val, (\offset + 10 * STORSIZE)(\dst), \fixup)
|
|
|
|
EX(LONG_S, \val, (\offset + 11 * STORSIZE)(\dst), \fixup)
|
|
|
|
EX(LONG_S, \val, (\offset + 12 * STORSIZE)(\dst), \fixup)
|
|
|
|
EX(LONG_S, \val, (\offset + 13 * STORSIZE)(\dst), \fixup)
|
|
|
|
EX(LONG_S, \val, (\offset + 14 * STORSIZE)(\dst), \fixup)
|
|
|
|
EX(LONG_S, \val, (\offset + 15 * STORSIZE)(\dst), \fixup)
|
2006-12-17 23:07:40 +08:00
|
|
|
#endif
|
2005-04-17 06:20:36 +08:00
|
|
|
.endm
|
|
|
|
|
|
|
|
.set noreorder
|
|
|
|
.align 5
|
|
|
|
|
2014-01-03 17:23:16 +08:00
|
|
|
/*
|
|
|
|
* Macro to generate the __bzero{,_user} symbol
|
|
|
|
* Arguments:
|
|
|
|
* mode: LEGACY_MODE or EVA_MODE
|
|
|
|
*/
|
|
|
|
.macro __BUILD_BZERO mode
|
|
|
|
/* Initialize __memset if this is the first time we call this macro */
|
|
|
|
.ifnotdef __memset
|
|
|
|
.set __memset, 1
|
|
|
|
.hidden __memset /* Make sure it does not leak */
|
|
|
|
.endif
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2013-03-26 02:40:49 +08:00
|
|
|
sltiu t0, a2, STORSIZE /* very small region? */
|
2014-01-03 17:23:16 +08:00
|
|
|
bnez t0, .Lsmall_memset\@
|
2014-01-03 17:21:20 +08:00
|
|
|
andi t0, a0, STORMASK /* aligned? */
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2013-03-26 02:40:49 +08:00
|
|
|
#ifdef CONFIG_CPU_MICROMIPS
|
|
|
|
move t8, a1 /* used by 'swp' instruction */
|
|
|
|
move t9, a1
|
|
|
|
#endif
|
2007-10-23 19:43:25 +08:00
|
|
|
#ifndef CONFIG_CPU_DADDI_WORKAROUNDS
|
2005-04-17 06:20:36 +08:00
|
|
|
beqz t0, 1f
|
2014-01-03 17:21:20 +08:00
|
|
|
PTR_SUBU t0, STORSIZE /* alignment in bytes */
|
2007-10-23 19:43:25 +08:00
|
|
|
#else
|
|
|
|
.set noat
|
2013-03-26 02:40:49 +08:00
|
|
|
li AT, STORSIZE
|
2007-10-23 19:43:25 +08:00
|
|
|
beqz t0, 1f
|
2014-01-03 17:21:20 +08:00
|
|
|
PTR_SUBU t0, AT /* alignment in bytes */
|
2007-10-23 19:43:25 +08:00
|
|
|
.set at
|
|
|
|
#endif
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2014-11-18 17:04:34 +08:00
|
|
|
#ifndef CONFIG_CPU_MIPSR6
|
2007-11-25 18:47:56 +08:00
|
|
|
R10KCBARRIER(0(ra))
|
2005-04-17 06:20:36 +08:00
|
|
|
#ifdef __MIPSEB__
|
2014-01-03 17:23:16 +08:00
|
|
|
EX(LONG_S_L, a1, (a0), .Lfirst_fixup\@) /* make word/dword aligned */
|
2014-11-19 16:58:10 +08:00
|
|
|
#else
|
2014-01-03 17:23:16 +08:00
|
|
|
EX(LONG_S_R, a1, (a0), .Lfirst_fixup\@) /* make word/dword aligned */
|
2005-04-17 06:20:36 +08:00
|
|
|
#endif
|
|
|
|
PTR_SUBU a0, t0 /* long align ptr */
|
|
|
|
PTR_ADDU a2, t0 /* correct size */
|
|
|
|
|
2014-11-18 17:04:34 +08:00
|
|
|
#else /* CONFIG_CPU_MIPSR6 */
|
|
|
|
#define STORE_BYTE(N) \
|
|
|
|
EX(sb, a1, N(a0), .Lbyte_fixup\@); \
|
|
|
|
beqz t0, 0f; \
|
|
|
|
PTR_ADDU t0, 1;
|
|
|
|
|
|
|
|
PTR_ADDU a2, t0 /* correct size */
|
|
|
|
PTR_ADDU t0, 1
|
|
|
|
STORE_BYTE(0)
|
|
|
|
STORE_BYTE(1)
|
|
|
|
#if LONGSIZE == 4
|
|
|
|
EX(sb, a1, 2(a0), .Lbyte_fixup\@)
|
|
|
|
#else
|
|
|
|
STORE_BYTE(2)
|
|
|
|
STORE_BYTE(3)
|
|
|
|
STORE_BYTE(4)
|
|
|
|
STORE_BYTE(5)
|
|
|
|
EX(sb, a1, 6(a0), .Lbyte_fixup\@)
|
|
|
|
#endif
|
|
|
|
0:
|
|
|
|
ori a0, STORMASK
|
|
|
|
xori a0, STORMASK
|
|
|
|
PTR_ADDIU a0, STORSIZE
|
|
|
|
#endif /* CONFIG_CPU_MIPSR6 */
|
2005-04-17 06:20:36 +08:00
|
|
|
1: ori t1, a2, 0x3f /* # of full blocks */
|
|
|
|
xori t1, 0x3f
|
2014-01-03 17:23:16 +08:00
|
|
|
beqz t1, .Lmemset_partial\@ /* no block to fill */
|
2014-01-03 17:21:20 +08:00
|
|
|
andi t0, a2, 0x40-STORSIZE
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
PTR_ADDU t1, a0 /* end address */
|
|
|
|
.set reorder
|
|
|
|
1: PTR_ADDIU a0, 64
|
2007-11-25 18:47:56 +08:00
|
|
|
R10KCBARRIER(0(ra))
|
2014-01-03 18:11:45 +08:00
|
|
|
f_fill64 a0, -64, FILL64RG, .Lfwd_fixup\@, \mode
|
2005-04-17 06:20:36 +08:00
|
|
|
bne t1, a0, 1b
|
|
|
|
.set noreorder
|
|
|
|
|
2014-01-03 17:23:16 +08:00
|
|
|
.Lmemset_partial\@:
|
2007-11-25 18:47:56 +08:00
|
|
|
R10KCBARRIER(0(ra))
|
2005-04-17 06:20:36 +08:00
|
|
|
PTR_LA t1, 2f /* where to start */
|
2013-03-26 02:40:49 +08:00
|
|
|
#ifdef CONFIG_CPU_MICROMIPS
|
|
|
|
LONG_SRL t7, t0, 1
|
|
|
|
#endif
|
2006-12-17 23:07:40 +08:00
|
|
|
#if LONGSIZE == 4
|
2013-03-26 02:40:49 +08:00
|
|
|
PTR_SUBU t1, FILLPTRG
|
2006-12-17 23:07:40 +08:00
|
|
|
#else
|
|
|
|
.set noat
|
2013-03-26 02:40:49 +08:00
|
|
|
LONG_SRL AT, FILLPTRG, 1
|
2006-12-17 23:07:40 +08:00
|
|
|
PTR_SUBU t1, AT
|
2007-10-23 19:43:25 +08:00
|
|
|
.set at
|
2006-12-17 23:07:40 +08:00
|
|
|
#endif
|
2005-04-17 06:20:36 +08:00
|
|
|
jr t1
|
2014-01-03 17:21:20 +08:00
|
|
|
PTR_ADDU a0, t0 /* dest ptr */
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
.set push
|
|
|
|
.set noreorder
|
|
|
|
.set nomacro
|
2014-01-03 17:23:16 +08:00
|
|
|
/* ... but first do longs ... */
|
2014-01-03 18:11:45 +08:00
|
|
|
f_fill64 a0, -64, FILL64RG, .Lpartial_fixup\@, \mode
|
2005-04-17 06:20:36 +08:00
|
|
|
2: .set pop
|
2013-03-26 02:40:49 +08:00
|
|
|
andi a2, STORMASK /* At most one long to go */
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
beqz a2, 1f
|
2014-11-18 17:04:34 +08:00
|
|
|
#ifndef CONFIG_CPU_MIPSR6
|
2014-01-03 17:21:20 +08:00
|
|
|
PTR_ADDU a0, a2 /* What's left */
|
2007-11-25 18:47:56 +08:00
|
|
|
R10KCBARRIER(0(ra))
|
2005-04-17 06:20:36 +08:00
|
|
|
#ifdef __MIPSEB__
|
2014-01-03 17:23:16 +08:00
|
|
|
EX(LONG_S_R, a1, -1(a0), .Llast_fixup\@)
|
2014-11-19 16:58:10 +08:00
|
|
|
#else
|
2014-01-03 17:23:16 +08:00
|
|
|
EX(LONG_S_L, a1, -1(a0), .Llast_fixup\@)
|
2005-04-17 06:20:36 +08:00
|
|
|
#endif
|
2014-11-18 17:04:34 +08:00
|
|
|
#else
|
|
|
|
PTR_SUBU t0, $0, a2
|
|
|
|
PTR_ADDIU t0, 1
|
|
|
|
STORE_BYTE(0)
|
|
|
|
STORE_BYTE(1)
|
|
|
|
#if LONGSIZE == 4
|
|
|
|
EX(sb, a1, 2(a0), .Lbyte_fixup\@)
|
|
|
|
#else
|
|
|
|
STORE_BYTE(2)
|
|
|
|
STORE_BYTE(3)
|
|
|
|
STORE_BYTE(4)
|
|
|
|
STORE_BYTE(5)
|
|
|
|
EX(sb, a1, 6(a0), .Lbyte_fixup\@)
|
|
|
|
#endif
|
|
|
|
0:
|
|
|
|
#endif
|
2005-04-17 06:20:36 +08:00
|
|
|
1: jr ra
|
2014-01-03 17:21:20 +08:00
|
|
|
move a2, zero
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2014-01-03 17:23:16 +08:00
|
|
|
.Lsmall_memset\@:
|
2005-04-17 06:20:36 +08:00
|
|
|
beqz a2, 2f
|
2014-01-03 17:21:20 +08:00
|
|
|
PTR_ADDU t1, a0, a2
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
1: PTR_ADDIU a0, 1 /* fill bytewise */
|
2007-11-25 18:47:56 +08:00
|
|
|
R10KCBARRIER(0(ra))
|
2005-04-17 06:20:36 +08:00
|
|
|
bne t1, a0, 1b
|
2018-03-29 17:28:23 +08:00
|
|
|
EX(sb, a1, -1(a0), .Lsmall_fixup\@)
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
2: jr ra /* done */
|
2014-01-03 17:21:20 +08:00
|
|
|
move a2, zero
|
2014-01-03 17:23:16 +08:00
|
|
|
.if __memset == 1
|
2005-04-17 06:20:36 +08:00
|
|
|
END(memset)
|
2014-01-03 17:23:16 +08:00
|
|
|
.set __memset, 0
|
|
|
|
.hidden __memset
|
|
|
|
.endif
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2016-02-07 19:05:58 +08:00
|
|
|
#ifdef CONFIG_CPU_MIPSR6
|
2014-11-18 17:04:34 +08:00
|
|
|
.Lbyte_fixup\@:
|
|
|
|
PTR_SUBU a2, $0, t0
|
|
|
|
jr ra
|
|
|
|
PTR_ADDIU a2, 1
|
2016-02-07 19:05:58 +08:00
|
|
|
#endif /* CONFIG_CPU_MIPSR6 */
|
2014-11-18 17:04:34 +08:00
|
|
|
|
2014-01-03 17:23:16 +08:00
|
|
|
.Lfirst_fixup\@:
|
2005-04-17 06:20:36 +08:00
|
|
|
jr ra
|
2014-01-03 17:21:20 +08:00
|
|
|
nop
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2014-01-03 17:23:16 +08:00
|
|
|
.Lfwd_fixup\@:
|
2005-04-17 06:20:36 +08:00
|
|
|
PTR_L t0, TI_TASK($28)
|
|
|
|
andi a2, 0x3f
|
2010-11-10 21:48:15 +08:00
|
|
|
LONG_L t0, THREAD_BUADDR(t0)
|
2005-04-17 06:20:36 +08:00
|
|
|
LONG_ADDU a2, t1
|
|
|
|
jr ra
|
2014-01-03 17:21:20 +08:00
|
|
|
LONG_SUBU a2, t0
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2014-01-03 17:23:16 +08:00
|
|
|
.Lpartial_fixup\@:
|
2005-04-17 06:20:36 +08:00
|
|
|
PTR_L t0, TI_TASK($28)
|
2013-03-26 02:40:49 +08:00
|
|
|
andi a2, STORMASK
|
2010-11-10 21:48:15 +08:00
|
|
|
LONG_L t0, THREAD_BUADDR(t0)
|
MIPS: memset.S: Fix return of __clear_user from Lpartial_fixup
The __clear_user function is defined to return the number of bytes that
could not be cleared. From the underlying memset / bzero implementation
this means setting register a2 to that number on return. Currently if a
page fault is triggered within the memset_partial block, the value
loaded into a2 on return is meaningless.
The label .Lpartial_fixup\@ is jumped to on page fault. In order to work
out how many bytes failed to copy, the exception handler should find how
many bytes left in the partial block (andi a2, STORMASK), add that to
the partial block end address (a2), and subtract the faulting address to
get the remainder. Currently it incorrectly subtracts the partial block
start address (t1), which has additionally been clobbered to generate a
jump target in memset_partial. Fix this by adding the block end address
instead.
This issue was found with the following test code:
int j, k;
for (j = 0; j < 512; j++) {
if ((k = clear_user(NULL, j)) != j) {
pr_err("clear_user (NULL %d) returned %d\n", j, k);
}
}
Which now passes on Creator Ci40 (MIPS32) and Cavium Octeon II (MIPS64).
Suggested-by: James Hogan <jhogan@kernel.org>
Signed-off-by: Matt Redfearn <matt.redfearn@mips.com>
Cc: Ralf Baechle <ralf@linux-mips.org>
Cc: linux-mips@linux-mips.org
Cc: stable@vger.kernel.org
Patchwork: https://patchwork.linux-mips.org/patch/19108/
Signed-off-by: James Hogan <jhogan@kernel.org>
2018-04-17 22:52:21 +08:00
|
|
|
LONG_ADDU a2, a0
|
2005-04-17 06:20:36 +08:00
|
|
|
jr ra
|
2014-01-03 17:21:20 +08:00
|
|
|
LONG_SUBU a2, t0
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2014-01-03 17:23:16 +08:00
|
|
|
.Llast_fixup\@:
|
2005-04-17 06:20:36 +08:00
|
|
|
jr ra
|
2018-04-17 23:40:00 +08:00
|
|
|
nop
|
2014-01-03 17:23:16 +08:00
|
|
|
|
2018-03-29 17:28:23 +08:00
|
|
|
.Lsmall_fixup\@:
|
|
|
|
PTR_SUBU a2, t1, a0
|
|
|
|
jr ra
|
|
|
|
PTR_ADDIU a2, 1
|
|
|
|
|
2014-01-03 17:23:16 +08:00
|
|
|
.endm
|
|
|
|
|
|
|
|
/*
|
|
|
|
* memset(void *s, int c, size_t n)
|
|
|
|
*
|
|
|
|
* a0: start of area to clear
|
|
|
|
* a1: char to fill with
|
|
|
|
* a2: size of area to clear
|
|
|
|
*/
|
|
|
|
|
|
|
|
LEAF(memset)
|
2016-11-07 19:14:15 +08:00
|
|
|
EXPORT_SYMBOL(memset)
|
2014-01-03 17:23:16 +08:00
|
|
|
beqz a1, 1f
|
|
|
|
move v0, a0 /* result */
|
|
|
|
|
|
|
|
andi a1, 0xff /* spread fillword */
|
|
|
|
LONG_SLL t1, a1, 8
|
|
|
|
or a1, t1
|
|
|
|
LONG_SLL t1, a1, 16
|
|
|
|
#if LONGSIZE == 8
|
|
|
|
or a1, t1
|
|
|
|
LONG_SLL t1, a1, 32
|
|
|
|
#endif
|
|
|
|
or a1, t1
|
|
|
|
1:
|
2014-01-03 18:11:45 +08:00
|
|
|
#ifndef CONFIG_EVA
|
2014-01-03 17:23:16 +08:00
|
|
|
FEXPORT(__bzero)
|
2016-11-07 19:14:15 +08:00
|
|
|
EXPORT_SYMBOL(__bzero)
|
2015-08-05 23:41:39 +08:00
|
|
|
#else
|
|
|
|
FEXPORT(__bzero_kernel)
|
2016-11-07 19:14:15 +08:00
|
|
|
EXPORT_SYMBOL(__bzero_kernel)
|
2014-01-03 18:11:45 +08:00
|
|
|
#endif
|
2014-01-03 17:23:16 +08:00
|
|
|
__BUILD_BZERO LEGACY_MODE
|
2014-01-03 18:11:45 +08:00
|
|
|
|
|
|
|
#ifdef CONFIG_EVA
|
|
|
|
LEAF(__bzero)
|
2016-11-07 19:14:15 +08:00
|
|
|
EXPORT_SYMBOL(__bzero)
|
2014-01-03 18:11:45 +08:00
|
|
|
__BUILD_BZERO EVA_MODE
|
|
|
|
END(__bzero)
|
|
|
|
#endif
|