2019-12-09 17:33:40 +08:00
|
|
|
# SPDX-License-Identifier: GPL-2.0
|
|
|
|
|
%YAML 1.2
|
|
|
|
|
---
|
|
|
|
|
$id: http://devicetree.org/schemas/phy/allwinner,sun8i-r40-usb-phy.yaml#
|
|
|
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
|
|
|
|
|
|
title: Allwinner R40 USB PHY Device Tree Bindings
|
|
|
|
|
|
|
|
|
|
maintainers:
|
|
|
|
|
- Chen-Yu Tsai <wens@csie.org>
|
|
|
|
|
- Maxime Ripard <mripard@kernel.org>
|
|
|
|
|
|
|
|
|
|
properties:
|
|
|
|
|
"#phy-cells":
|
|
|
|
|
const: 1
|
|
|
|
|
|
|
|
|
|
compatible:
|
|
|
|
|
const: allwinner,sun8i-r40-usb-phy
|
|
|
|
|
|
|
|
|
|
reg:
|
|
|
|
|
items:
|
|
|
|
|
- description: PHY Control registers
|
|
|
|
|
- description: PHY PMU0 registers
|
|
|
|
|
- description: PHY PMU1 registers
|
|
|
|
|
- description: PHY PMU2 registers
|
|
|
|
|
|
|
|
|
|
reg-names:
|
|
|
|
|
items:
|
|
|
|
|
- const: phy_ctrl
|
|
|
|
|
- const: pmu0
|
|
|
|
|
- const: pmu1
|
|
|
|
|
- const: pmu2
|
|
|
|
|
|
|
|
|
|
clocks:
|
|
|
|
|
items:
|
|
|
|
|
- description: USB OTG PHY bus clock
|
|
|
|
|
- description: USB Host 0 PHY bus clock
|
|
|
|
|
- description: USB Host 1 PHY bus clock
|
|
|
|
|
|
|
|
|
|
clock-names:
|
|
|
|
|
items:
|
|
|
|
|
- const: usb0_phy
|
|
|
|
|
- const: usb1_phy
|
|
|
|
|
- const: usb2_phy
|
|
|
|
|
|
|
|
|
|
resets:
|
|
|
|
|
items:
|
|
|
|
|
- description: USB OTG reset
|
|
|
|
|
- description: USB Host 1 Controller reset
|
|
|
|
|
- description: USB Host 2 Controller reset
|
|
|
|
|
|
|
|
|
|
reset-names:
|
|
|
|
|
items:
|
|
|
|
|
- const: usb0_reset
|
|
|
|
|
- const: usb1_reset
|
|
|
|
|
- const: usb2_reset
|
|
|
|
|
|
|
|
|
|
usb0_id_det-gpios:
|
2021-01-05 07:02:53 +08:00
|
|
|
maxItems: 1
|
2019-12-09 17:33:40 +08:00
|
|
|
description: GPIO to the USB OTG ID pin
|
|
|
|
|
|
|
|
|
|
usb0_vbus_det-gpios:
|
2021-01-05 07:02:53 +08:00
|
|
|
maxItems: 1
|
2019-12-09 17:33:40 +08:00
|
|
|
description: GPIO to the USB OTG VBUS detect pin
|
|
|
|
|
|
|
|
|
|
usb0_vbus_power-supply:
|
|
|
|
|
description: Power supply to detect the USB OTG VBUS
|
|
|
|
|
|
|
|
|
|
usb0_vbus-supply:
|
|
|
|
|
description: Regulator controlling USB OTG VBUS
|
|
|
|
|
|
|
|
|
|
usb1_vbus-supply:
|
|
|
|
|
description: Regulator controlling USB1 Host controller
|
|
|
|
|
|
|
|
|
|
usb2_vbus-supply:
|
|
|
|
|
description: Regulator controlling USB2 Host controller
|
|
|
|
|
|
|
|
|
|
required:
|
|
|
|
|
- "#phy-cells"
|
|
|
|
|
- compatible
|
|
|
|
|
- clocks
|
|
|
|
|
- clock-names
|
|
|
|
|
- reg
|
|
|
|
|
- reg-names
|
|
|
|
|
- resets
|
|
|
|
|
- reset-names
|
|
|
|
|
|
|
|
|
|
additionalProperties: false
|
|
|
|
|
|
|
|
|
|
examples:
|
|
|
|
|
- |
|
|
|
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
|
|
|
#include <dt-bindings/clock/sun8i-r40-ccu.h>
|
|
|
|
|
#include <dt-bindings/reset/sun8i-r40-ccu.h>
|
|
|
|
|
|
|
|
|
|
phy@1c13400 {
|
|
|
|
|
#phy-cells = <1>;
|
|
|
|
|
compatible = "allwinner,sun8i-r40-usb-phy";
|
|
|
|
|
reg = <0x01c13400 0x14>,
|
|
|
|
|
<0x01c14800 0x4>,
|
|
|
|
|
<0x01c19800 0x4>,
|
|
|
|
|
<0x01c1c800 0x4>;
|
|
|
|
|
reg-names = "phy_ctrl",
|
|
|
|
|
"pmu0",
|
|
|
|
|
"pmu1",
|
|
|
|
|
"pmu2";
|
|
|
|
|
clocks = <&ccu CLK_USB_PHY0>,
|
|
|
|
|
<&ccu CLK_USB_PHY1>,
|
|
|
|
|
<&ccu CLK_USB_PHY2>;
|
|
|
|
|
clock-names = "usb0_phy",
|
|
|
|
|
"usb1_phy",
|
|
|
|
|
"usb2_phy";
|
|
|
|
|
resets = <&ccu RST_USB_PHY0>,
|
|
|
|
|
<&ccu RST_USB_PHY1>,
|
|
|
|
|
<&ccu RST_USB_PHY2>;
|
|
|
|
|
reset-names = "usb0_reset",
|
|
|
|
|
"usb1_reset",
|
|
|
|
|
"usb2_reset";
|
|
|
|
|
usb1_vbus-supply = <®_vcc5v0>;
|
|
|
|
|
usb2_vbus-supply = <®_vcc5v0>;
|
|
|
|
|
};
|
