2013-02-06 06:52:01 +08:00
|
|
|
/*
|
|
|
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
|
|
|
* License. See the file "COPYING" in the main directory of this archive
|
|
|
|
|
* for more details.
|
|
|
|
|
*
|
|
|
|
|
* A small micro-assembler. It is intentionally kept simple, does only
|
|
|
|
|
* support a subset of instructions, and does not try to hide pipeline
|
|
|
|
|
* effects like branch delay slots.
|
|
|
|
|
*
|
|
|
|
|
* Copyright (C) 2004, 2005, 2006, 2008 Thiemo Seufer
|
|
|
|
|
* Copyright (C) 2005, 2007 Maciej W. Rozycki
|
|
|
|
|
* Copyright (C) 2006 Ralf Baechle (ralf@linux-mips.org)
|
|
|
|
|
* Copyright (C) 2012, 2013 MIPS Technologies, Inc. All rights reserved.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
|
#include <linux/types.h>
|
|
|
|
|
|
|
|
|
|
#include <asm/inst.h>
|
|
|
|
|
#include <asm/elf.h>
|
|
|
|
|
#include <asm/bugs.h>
|
|
|
|
|
#include <asm/uasm.h>
|
|
|
|
|
|
|
|
|
|
#define RS_MASK 0x1f
|
|
|
|
|
#define RS_SH 21
|
|
|
|
|
#define RT_MASK 0x1f
|
|
|
|
|
#define RT_SH 16
|
|
|
|
|
#define SCIMM_MASK 0xfffff
|
|
|
|
|
#define SCIMM_SH 6
|
|
|
|
|
|
|
|
|
|
/* This macro sets the non-variable bits of an instruction. */
|
|
|
|
|
#define M(a, b, c, d, e, f) \
|
|
|
|
|
((a) << OP_SH \
|
|
|
|
|
| (b) << RS_SH \
|
|
|
|
|
| (c) << RT_SH \
|
|
|
|
|
| (d) << RD_SH \
|
|
|
|
|
| (e) << RE_SH \
|
|
|
|
|
| (f) << FUNC_SH)
|
|
|
|
|
|
2014-11-19 17:29:42 +08:00
|
|
|
/* This macro sets the non-variable bits of an R6 instruction. */
|
|
|
|
|
#define M6(a, b, c, d, e) \
|
|
|
|
|
((a) << OP_SH \
|
|
|
|
|
| (b) << RS_SH \
|
|
|
|
|
| (c) << RT_SH \
|
|
|
|
|
| (d) << SIMM9_SH \
|
|
|
|
|
| (e) << FUNC_SH)
|
|
|
|
|
|
2013-02-06 06:52:01 +08:00
|
|
|
#include "uasm.c"
|
|
|
|
|
|
2017-08-04 03:16:15 +08:00
|
|
|
static const struct insn insn_table[insn_invalid] = {
|
2017-06-14 06:28:43 +08:00
|
|
|
[insn_addiu] = {M(addiu_op, 0, 0, 0, 0, 0), RS | RT | SIMM},
|
|
|
|
|
[insn_addu] = {M(spec_op, 0, 0, 0, 0, addu_op), RS | RT | RD},
|
|
|
|
|
[insn_and] = {M(spec_op, 0, 0, 0, 0, and_op), RS | RT | RD},
|
|
|
|
|
[insn_andi] = {M(andi_op, 0, 0, 0, 0, 0), RS | RT | UIMM},
|
|
|
|
|
[insn_bbit0] = {M(lwc2_op, 0, 0, 0, 0, 0), RS | RT | BIMM},
|
|
|
|
|
[insn_bbit1] = {M(swc2_op, 0, 0, 0, 0, 0), RS | RT | BIMM},
|
|
|
|
|
[insn_beq] = {M(beq_op, 0, 0, 0, 0, 0), RS | RT | BIMM},
|
|
|
|
|
[insn_beql] = {M(beql_op, 0, 0, 0, 0, 0), RS | RT | BIMM},
|
|
|
|
|
[insn_bgez] = {M(bcond_op, 0, bgez_op, 0, 0, 0), RS | BIMM},
|
|
|
|
|
[insn_bgezl] = {M(bcond_op, 0, bgezl_op, 0, 0, 0), RS | BIMM},
|
MIPS: Add some instructions to uasm.
Follow on patches for eBPF JIT require these additional instructions:
insn_bgtz, insn_blez, insn_break, insn_ddivu, insn_dmultu,
insn_dsbh, insn_dshd, insn_dsllv, insn_dsra32, insn_dsrav,
insn_dsrlv, insn_lbu, insn_movn, insn_movz, insn_multu, insn_nor,
insn_sb, insn_sh, insn_slti, insn_dinsu, insn_lwu
... so, add them.
Sort the insn_* enumeration values alphabetically.
Signed-off-by: David Daney <david.daney@cavium.com>
Cc: Alexei Starovoitov <ast@kernel.org>
Cc: Daniel Borkmann <daniel@iogearbox.net>
Cc: Matt Redfearn <matt.redfearn@imgtec.com>
Cc: netdev@vger.kernel.org
Cc: linux-kernel@vger.kernel.org
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/16367/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2017-06-14 06:28:45 +08:00
|
|
|
[insn_bgtz] = {M(bgtz_op, 0, 0, 0, 0, 0), RS | BIMM},
|
|
|
|
|
[insn_blez] = {M(blez_op, 0, 0, 0, 0, 0), RS | BIMM},
|
2017-06-14 06:28:43 +08:00
|
|
|
[insn_bltz] = {M(bcond_op, 0, bltz_op, 0, 0, 0), RS | BIMM},
|
|
|
|
|
[insn_bltzl] = {M(bcond_op, 0, bltzl_op, 0, 0, 0), RS | BIMM},
|
|
|
|
|
[insn_bne] = {M(bne_op, 0, 0, 0, 0, 0), RS | RT | BIMM},
|
MIPS: Add some instructions to uasm.
Follow on patches for eBPF JIT require these additional instructions:
insn_bgtz, insn_blez, insn_break, insn_ddivu, insn_dmultu,
insn_dsbh, insn_dshd, insn_dsllv, insn_dsra32, insn_dsrav,
insn_dsrlv, insn_lbu, insn_movn, insn_movz, insn_multu, insn_nor,
insn_sb, insn_sh, insn_slti, insn_dinsu, insn_lwu
... so, add them.
Sort the insn_* enumeration values alphabetically.
Signed-off-by: David Daney <david.daney@cavium.com>
Cc: Alexei Starovoitov <ast@kernel.org>
Cc: Daniel Borkmann <daniel@iogearbox.net>
Cc: Matt Redfearn <matt.redfearn@imgtec.com>
Cc: netdev@vger.kernel.org
Cc: linux-kernel@vger.kernel.org
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/16367/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2017-06-14 06:28:45 +08:00
|
|
|
[insn_break] = {M(spec_op, 0, 0, 0, 0, break_op), SCIMM},
|
2014-11-19 17:29:42 +08:00
|
|
|
#ifndef CONFIG_CPU_MIPSR6
|
2017-06-14 06:28:43 +08:00
|
|
|
[insn_cache] = {M(cache_op, 0, 0, 0, 0, 0), RS | RT | SIMM},
|
2014-11-19 17:29:42 +08:00
|
|
|
#else
|
2017-06-14 06:28:43 +08:00
|
|
|
[insn_cache] = {M6(spec3_op, 0, 0, 0, cache6_op), RS | RT | SIMM9},
|
2014-11-19 17:29:42 +08:00
|
|
|
#endif
|
2017-06-14 06:28:43 +08:00
|
|
|
[insn_cfc1] = {M(cop1_op, cfc_op, 0, 0, 0, 0), RT | RD},
|
|
|
|
|
[insn_cfcmsa] = {M(msa_op, 0, msa_cfc_op, 0, 0, msa_elm_op), RD | RE},
|
|
|
|
|
[insn_ctc1] = {M(cop1_op, ctc_op, 0, 0, 0, 0), RT | RD},
|
|
|
|
|
[insn_ctcmsa] = {M(msa_op, 0, msa_ctc_op, 0, 0, msa_elm_op), RD | RE},
|
|
|
|
|
[insn_daddiu] = {M(daddiu_op, 0, 0, 0, 0, 0), RS | RT | SIMM},
|
|
|
|
|
[insn_daddu] = {M(spec_op, 0, 0, 0, 0, daddu_op), RS | RT | RD},
|
MIPS: Add some instructions to uasm.
Follow on patches for eBPF JIT require these additional instructions:
insn_bgtz, insn_blez, insn_break, insn_ddivu, insn_dmultu,
insn_dsbh, insn_dshd, insn_dsllv, insn_dsra32, insn_dsrav,
insn_dsrlv, insn_lbu, insn_movn, insn_movz, insn_multu, insn_nor,
insn_sb, insn_sh, insn_slti, insn_dinsu, insn_lwu
... so, add them.
Sort the insn_* enumeration values alphabetically.
Signed-off-by: David Daney <david.daney@cavium.com>
Cc: Alexei Starovoitov <ast@kernel.org>
Cc: Daniel Borkmann <daniel@iogearbox.net>
Cc: Matt Redfearn <matt.redfearn@imgtec.com>
Cc: netdev@vger.kernel.org
Cc: linux-kernel@vger.kernel.org
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/16367/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2017-06-14 06:28:45 +08:00
|
|
|
[insn_ddivu] = {M(spec_op, 0, 0, 0, 0, ddivu_op), RS | RT},
|
2019-03-13 06:47:56 +08:00
|
|
|
[insn_ddivu_r6] = {M(spec_op, 0, 0, 0, ddivu_ddivu6_op, ddivu_op),
|
|
|
|
|
RS | RT | RD},
|
2017-06-14 06:28:43 +08:00
|
|
|
[insn_di] = {M(cop0_op, mfmc0_op, 0, 12, 0, 0), RT},
|
|
|
|
|
[insn_dins] = {M(spec3_op, 0, 0, 0, 0, dins_op), RS | RT | RD | RE},
|
|
|
|
|
[insn_dinsm] = {M(spec3_op, 0, 0, 0, 0, dinsm_op), RS | RT | RD | RE},
|
MIPS: Add some instructions to uasm.
Follow on patches for eBPF JIT require these additional instructions:
insn_bgtz, insn_blez, insn_break, insn_ddivu, insn_dmultu,
insn_dsbh, insn_dshd, insn_dsllv, insn_dsra32, insn_dsrav,
insn_dsrlv, insn_lbu, insn_movn, insn_movz, insn_multu, insn_nor,
insn_sb, insn_sh, insn_slti, insn_dinsu, insn_lwu
... so, add them.
Sort the insn_* enumeration values alphabetically.
Signed-off-by: David Daney <david.daney@cavium.com>
Cc: Alexei Starovoitov <ast@kernel.org>
Cc: Daniel Borkmann <daniel@iogearbox.net>
Cc: Matt Redfearn <matt.redfearn@imgtec.com>
Cc: netdev@vger.kernel.org
Cc: linux-kernel@vger.kernel.org
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/16367/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2017-06-14 06:28:45 +08:00
|
|
|
[insn_dinsu] = {M(spec3_op, 0, 0, 0, 0, dinsu_op), RS | RT | RD | RE},
|
2017-06-14 06:28:43 +08:00
|
|
|
[insn_divu] = {M(spec_op, 0, 0, 0, 0, divu_op), RS | RT},
|
2019-03-13 06:47:56 +08:00
|
|
|
[insn_divu_r6] = {M(spec_op, 0, 0, 0, divu_divu6_op, divu_op),
|
|
|
|
|
RS | RT | RD},
|
2017-06-14 06:28:43 +08:00
|
|
|
[insn_dmfc0] = {M(cop0_op, dmfc_op, 0, 0, 0, 0), RT | RD | SET},
|
2019-03-13 06:47:56 +08:00
|
|
|
[insn_dmodu] = {M(spec_op, 0, 0, 0, ddivu_dmodu_op, ddivu_op),
|
|
|
|
|
RS | RT | RD},
|
2017-06-14 06:28:43 +08:00
|
|
|
[insn_dmtc0] = {M(cop0_op, dmtc_op, 0, 0, 0, 0), RT | RD | SET},
|
MIPS: Add some instructions to uasm.
Follow on patches for eBPF JIT require these additional instructions:
insn_bgtz, insn_blez, insn_break, insn_ddivu, insn_dmultu,
insn_dsbh, insn_dshd, insn_dsllv, insn_dsra32, insn_dsrav,
insn_dsrlv, insn_lbu, insn_movn, insn_movz, insn_multu, insn_nor,
insn_sb, insn_sh, insn_slti, insn_dinsu, insn_lwu
... so, add them.
Sort the insn_* enumeration values alphabetically.
Signed-off-by: David Daney <david.daney@cavium.com>
Cc: Alexei Starovoitov <ast@kernel.org>
Cc: Daniel Borkmann <daniel@iogearbox.net>
Cc: Matt Redfearn <matt.redfearn@imgtec.com>
Cc: netdev@vger.kernel.org
Cc: linux-kernel@vger.kernel.org
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/16367/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2017-06-14 06:28:45 +08:00
|
|
|
[insn_dmultu] = {M(spec_op, 0, 0, 0, 0, dmultu_op), RS | RT},
|
2019-03-13 06:47:56 +08:00
|
|
|
[insn_dmulu] = {M(spec_op, 0, 0, 0, dmult_dmul_op, dmultu_op),
|
|
|
|
|
RS | RT | RD},
|
2017-06-14 06:28:43 +08:00
|
|
|
[insn_drotr] = {M(spec_op, 1, 0, 0, 0, dsrl_op), RT | RD | RE},
|
|
|
|
|
[insn_drotr32] = {M(spec_op, 1, 0, 0, 0, dsrl32_op), RT | RD | RE},
|
MIPS: Add some instructions to uasm.
Follow on patches for eBPF JIT require these additional instructions:
insn_bgtz, insn_blez, insn_break, insn_ddivu, insn_dmultu,
insn_dsbh, insn_dshd, insn_dsllv, insn_dsra32, insn_dsrav,
insn_dsrlv, insn_lbu, insn_movn, insn_movz, insn_multu, insn_nor,
insn_sb, insn_sh, insn_slti, insn_dinsu, insn_lwu
... so, add them.
Sort the insn_* enumeration values alphabetically.
Signed-off-by: David Daney <david.daney@cavium.com>
Cc: Alexei Starovoitov <ast@kernel.org>
Cc: Daniel Borkmann <daniel@iogearbox.net>
Cc: Matt Redfearn <matt.redfearn@imgtec.com>
Cc: netdev@vger.kernel.org
Cc: linux-kernel@vger.kernel.org
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/16367/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2017-06-14 06:28:45 +08:00
|
|
|
[insn_dsbh] = {M(spec3_op, 0, 0, 0, dsbh_op, dbshfl_op), RT | RD},
|
|
|
|
|
[insn_dshd] = {M(spec3_op, 0, 0, 0, dshd_op, dbshfl_op), RT | RD},
|
2017-06-14 06:28:43 +08:00
|
|
|
[insn_dsll] = {M(spec_op, 0, 0, 0, 0, dsll_op), RT | RD | RE},
|
|
|
|
|
[insn_dsll32] = {M(spec_op, 0, 0, 0, 0, dsll32_op), RT | RD | RE},
|
MIPS: Add some instructions to uasm.
Follow on patches for eBPF JIT require these additional instructions:
insn_bgtz, insn_blez, insn_break, insn_ddivu, insn_dmultu,
insn_dsbh, insn_dshd, insn_dsllv, insn_dsra32, insn_dsrav,
insn_dsrlv, insn_lbu, insn_movn, insn_movz, insn_multu, insn_nor,
insn_sb, insn_sh, insn_slti, insn_dinsu, insn_lwu
... so, add them.
Sort the insn_* enumeration values alphabetically.
Signed-off-by: David Daney <david.daney@cavium.com>
Cc: Alexei Starovoitov <ast@kernel.org>
Cc: Daniel Borkmann <daniel@iogearbox.net>
Cc: Matt Redfearn <matt.redfearn@imgtec.com>
Cc: netdev@vger.kernel.org
Cc: linux-kernel@vger.kernel.org
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/16367/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2017-06-14 06:28:45 +08:00
|
|
|
[insn_dsllv] = {M(spec_op, 0, 0, 0, 0, dsllv_op), RS | RT | RD},
|
2017-06-14 06:28:43 +08:00
|
|
|
[insn_dsra] = {M(spec_op, 0, 0, 0, 0, dsra_op), RT | RD | RE},
|
MIPS: Add some instructions to uasm.
Follow on patches for eBPF JIT require these additional instructions:
insn_bgtz, insn_blez, insn_break, insn_ddivu, insn_dmultu,
insn_dsbh, insn_dshd, insn_dsllv, insn_dsra32, insn_dsrav,
insn_dsrlv, insn_lbu, insn_movn, insn_movz, insn_multu, insn_nor,
insn_sb, insn_sh, insn_slti, insn_dinsu, insn_lwu
... so, add them.
Sort the insn_* enumeration values alphabetically.
Signed-off-by: David Daney <david.daney@cavium.com>
Cc: Alexei Starovoitov <ast@kernel.org>
Cc: Daniel Borkmann <daniel@iogearbox.net>
Cc: Matt Redfearn <matt.redfearn@imgtec.com>
Cc: netdev@vger.kernel.org
Cc: linux-kernel@vger.kernel.org
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/16367/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2017-06-14 06:28:45 +08:00
|
|
|
[insn_dsra32] = {M(spec_op, 0, 0, 0, 0, dsra32_op), RT | RD | RE},
|
|
|
|
|
[insn_dsrav] = {M(spec_op, 0, 0, 0, 0, dsrav_op), RS | RT | RD},
|
2017-06-14 06:28:43 +08:00
|
|
|
[insn_dsrl] = {M(spec_op, 0, 0, 0, 0, dsrl_op), RT | RD | RE},
|
|
|
|
|
[insn_dsrl32] = {M(spec_op, 0, 0, 0, 0, dsrl32_op), RT | RD | RE},
|
MIPS: Add some instructions to uasm.
Follow on patches for eBPF JIT require these additional instructions:
insn_bgtz, insn_blez, insn_break, insn_ddivu, insn_dmultu,
insn_dsbh, insn_dshd, insn_dsllv, insn_dsra32, insn_dsrav,
insn_dsrlv, insn_lbu, insn_movn, insn_movz, insn_multu, insn_nor,
insn_sb, insn_sh, insn_slti, insn_dinsu, insn_lwu
... so, add them.
Sort the insn_* enumeration values alphabetically.
Signed-off-by: David Daney <david.daney@cavium.com>
Cc: Alexei Starovoitov <ast@kernel.org>
Cc: Daniel Borkmann <daniel@iogearbox.net>
Cc: Matt Redfearn <matt.redfearn@imgtec.com>
Cc: netdev@vger.kernel.org
Cc: linux-kernel@vger.kernel.org
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/16367/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2017-06-14 06:28:45 +08:00
|
|
|
[insn_dsrlv] = {M(spec_op, 0, 0, 0, 0, dsrlv_op), RS | RT | RD},
|
2017-06-14 06:28:43 +08:00
|
|
|
[insn_dsubu] = {M(spec_op, 0, 0, 0, 0, dsubu_op), RS | RT | RD},
|
|
|
|
|
[insn_eret] = {M(cop0_op, cop_op, 0, 0, 0, eret_op), 0},
|
|
|
|
|
[insn_ext] = {M(spec3_op, 0, 0, 0, 0, ext_op), RS | RT | RD | RE},
|
|
|
|
|
[insn_ins] = {M(spec3_op, 0, 0, 0, 0, ins_op), RS | RT | RD | RE},
|
|
|
|
|
[insn_j] = {M(j_op, 0, 0, 0, 0, 0), JIMM},
|
|
|
|
|
[insn_jal] = {M(jal_op, 0, 0, 0, 0, 0), JIMM},
|
|
|
|
|
[insn_jalr] = {M(spec_op, 0, 0, 0, 0, jalr_op), RS | RD},
|
2014-11-19 17:29:42 +08:00
|
|
|
#ifndef CONFIG_CPU_MIPSR6
|
2017-06-14 06:28:43 +08:00
|
|
|
[insn_jr] = {M(spec_op, 0, 0, 0, 0, jr_op), RS},
|
2014-11-19 17:29:42 +08:00
|
|
|
#else
|
2017-06-14 06:28:43 +08:00
|
|
|
[insn_jr] = {M(spec_op, 0, 0, 0, 0, jalr_op), RS},
|
2014-11-19 17:29:42 +08:00
|
|
|
#endif
|
2017-06-14 06:28:43 +08:00
|
|
|
[insn_lb] = {M(lb_op, 0, 0, 0, 0, 0), RS | RT | SIMM},
|
MIPS: Add some instructions to uasm.
Follow on patches for eBPF JIT require these additional instructions:
insn_bgtz, insn_blez, insn_break, insn_ddivu, insn_dmultu,
insn_dsbh, insn_dshd, insn_dsllv, insn_dsra32, insn_dsrav,
insn_dsrlv, insn_lbu, insn_movn, insn_movz, insn_multu, insn_nor,
insn_sb, insn_sh, insn_slti, insn_dinsu, insn_lwu
... so, add them.
Sort the insn_* enumeration values alphabetically.
Signed-off-by: David Daney <david.daney@cavium.com>
Cc: Alexei Starovoitov <ast@kernel.org>
Cc: Daniel Borkmann <daniel@iogearbox.net>
Cc: Matt Redfearn <matt.redfearn@imgtec.com>
Cc: netdev@vger.kernel.org
Cc: linux-kernel@vger.kernel.org
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/16367/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2017-06-14 06:28:45 +08:00
|
|
|
[insn_lbu] = {M(lbu_op, 0, 0, 0, 0, 0), RS | RT | SIMM},
|
2017-06-14 06:28:43 +08:00
|
|
|
[insn_ld] = {M(ld_op, 0, 0, 0, 0, 0), RS | RT | SIMM},
|
|
|
|
|
[insn_lddir] = {M(lwc2_op, 0, 0, 0, lddir_op, mult_op), RS | RT | RD},
|
|
|
|
|
[insn_ldpte] = {M(lwc2_op, 0, 0, 0, ldpte_op, mult_op), RS | RD},
|
|
|
|
|
[insn_ldx] = {M(spec3_op, 0, 0, 0, ldx_op, lx_op), RS | RT | RD},
|
|
|
|
|
[insn_lh] = {M(lh_op, 0, 0, 0, 0, 0), RS | RT | SIMM},
|
|
|
|
|
[insn_lhu] = {M(lhu_op, 0, 0, 0, 0, 0), RS | RT | SIMM},
|
2014-11-19 17:29:42 +08:00
|
|
|
#ifndef CONFIG_CPU_MIPSR6
|
2017-06-14 06:28:43 +08:00
|
|
|
[insn_ll] = {M(ll_op, 0, 0, 0, 0, 0), RS | RT | SIMM},
|
|
|
|
|
[insn_lld] = {M(lld_op, 0, 0, 0, 0, 0), RS | RT | SIMM},
|
2014-11-19 17:29:42 +08:00
|
|
|
#else
|
2017-06-14 06:28:43 +08:00
|
|
|
[insn_ll] = {M6(spec3_op, 0, 0, 0, ll6_op), RS | RT | SIMM9},
|
|
|
|
|
[insn_lld] = {M6(spec3_op, 0, 0, 0, lld6_op), RS | RT | SIMM9},
|
2014-11-19 17:29:42 +08:00
|
|
|
#endif
|
2017-06-14 06:28:43 +08:00
|
|
|
[insn_lui] = {M(lui_op, 0, 0, 0, 0, 0), RT | SIMM},
|
|
|
|
|
[insn_lw] = {M(lw_op, 0, 0, 0, 0, 0), RS | RT | SIMM},
|
MIPS: Add some instructions to uasm.
Follow on patches for eBPF JIT require these additional instructions:
insn_bgtz, insn_blez, insn_break, insn_ddivu, insn_dmultu,
insn_dsbh, insn_dshd, insn_dsllv, insn_dsra32, insn_dsrav,
insn_dsrlv, insn_lbu, insn_movn, insn_movz, insn_multu, insn_nor,
insn_sb, insn_sh, insn_slti, insn_dinsu, insn_lwu
... so, add them.
Sort the insn_* enumeration values alphabetically.
Signed-off-by: David Daney <david.daney@cavium.com>
Cc: Alexei Starovoitov <ast@kernel.org>
Cc: Daniel Borkmann <daniel@iogearbox.net>
Cc: Matt Redfearn <matt.redfearn@imgtec.com>
Cc: netdev@vger.kernel.org
Cc: linux-kernel@vger.kernel.org
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/16367/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2017-06-14 06:28:45 +08:00
|
|
|
[insn_lwu] = {M(lwu_op, 0, 0, 0, 0, 0), RS | RT | SIMM},
|
2017-06-14 06:28:43 +08:00
|
|
|
[insn_lwx] = {M(spec3_op, 0, 0, 0, lwx_op, lx_op), RS | RT | RD},
|
|
|
|
|
[insn_mfc0] = {M(cop0_op, mfc_op, 0, 0, 0, 0), RT | RD | SET},
|
|
|
|
|
[insn_mfhc0] = {M(cop0_op, mfhc0_op, 0, 0, 0, 0), RT | RD | SET},
|
|
|
|
|
[insn_mfhi] = {M(spec_op, 0, 0, 0, 0, mfhi_op), RD},
|
|
|
|
|
[insn_mflo] = {M(spec_op, 0, 0, 0, 0, mflo_op), RD},
|
2019-03-13 06:47:56 +08:00
|
|
|
[insn_modu] = {M(spec_op, 0, 0, 0, divu_modu_op, divu_op),
|
|
|
|
|
RS | RT | RD},
|
MIPS: Add some instructions to uasm.
Follow on patches for eBPF JIT require these additional instructions:
insn_bgtz, insn_blez, insn_break, insn_ddivu, insn_dmultu,
insn_dsbh, insn_dshd, insn_dsllv, insn_dsra32, insn_dsrav,
insn_dsrlv, insn_lbu, insn_movn, insn_movz, insn_multu, insn_nor,
insn_sb, insn_sh, insn_slti, insn_dinsu, insn_lwu
... so, add them.
Sort the insn_* enumeration values alphabetically.
Signed-off-by: David Daney <david.daney@cavium.com>
Cc: Alexei Starovoitov <ast@kernel.org>
Cc: Daniel Borkmann <daniel@iogearbox.net>
Cc: Matt Redfearn <matt.redfearn@imgtec.com>
Cc: netdev@vger.kernel.org
Cc: linux-kernel@vger.kernel.org
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/16367/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2017-06-14 06:28:45 +08:00
|
|
|
[insn_movn] = {M(spec_op, 0, 0, 0, 0, movn_op), RS | RT | RD},
|
|
|
|
|
[insn_movz] = {M(spec_op, 0, 0, 0, 0, movz_op), RS | RT | RD},
|
2017-06-14 06:28:43 +08:00
|
|
|
[insn_mtc0] = {M(cop0_op, mtc_op, 0, 0, 0, 0), RT | RD | SET},
|
|
|
|
|
[insn_mthc0] = {M(cop0_op, mthc0_op, 0, 0, 0, 0), RT | RD | SET},
|
|
|
|
|
[insn_mthi] = {M(spec_op, 0, 0, 0, 0, mthi_op), RS},
|
|
|
|
|
[insn_mtlo] = {M(spec_op, 0, 0, 0, 0, mtlo_op), RS},
|
2019-03-13 06:47:56 +08:00
|
|
|
[insn_mulu] = {M(spec_op, 0, 0, 0, multu_mulu_op, multu_op),
|
|
|
|
|
RS | RT | RD},
|
2016-06-24 00:34:38 +08:00
|
|
|
#ifndef CONFIG_CPU_MIPSR6
|
2017-06-14 06:28:43 +08:00
|
|
|
[insn_mul] = {M(spec2_op, 0, 0, 0, 0, mul_op), RS | RT | RD},
|
2016-06-24 00:34:38 +08:00
|
|
|
#else
|
2017-06-14 06:28:43 +08:00
|
|
|
[insn_mul] = {M(spec_op, 0, 0, 0, mult_mul_op, mult_op), RS | RT | RD},
|
2016-06-24 00:34:38 +08:00
|
|
|
#endif
|
MIPS: Add some instructions to uasm.
Follow on patches for eBPF JIT require these additional instructions:
insn_bgtz, insn_blez, insn_break, insn_ddivu, insn_dmultu,
insn_dsbh, insn_dshd, insn_dsllv, insn_dsra32, insn_dsrav,
insn_dsrlv, insn_lbu, insn_movn, insn_movz, insn_multu, insn_nor,
insn_sb, insn_sh, insn_slti, insn_dinsu, insn_lwu
... so, add them.
Sort the insn_* enumeration values alphabetically.
Signed-off-by: David Daney <david.daney@cavium.com>
Cc: Alexei Starovoitov <ast@kernel.org>
Cc: Daniel Borkmann <daniel@iogearbox.net>
Cc: Matt Redfearn <matt.redfearn@imgtec.com>
Cc: netdev@vger.kernel.org
Cc: linux-kernel@vger.kernel.org
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/16367/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2017-06-14 06:28:45 +08:00
|
|
|
[insn_multu] = {M(spec_op, 0, 0, 0, 0, multu_op), RS | RT},
|
|
|
|
|
[insn_nor] = {M(spec_op, 0, 0, 0, 0, nor_op), RS | RT | RD},
|
2017-06-14 06:28:43 +08:00
|
|
|
[insn_or] = {M(spec_op, 0, 0, 0, 0, or_op), RS | RT | RD},
|
|
|
|
|
[insn_ori] = {M(ori_op, 0, 0, 0, 0, 0), RS | RT | UIMM},
|
2014-11-19 17:29:42 +08:00
|
|
|
#ifndef CONFIG_CPU_MIPSR6
|
2017-06-14 06:28:43 +08:00
|
|
|
[insn_pref] = {M(pref_op, 0, 0, 0, 0, 0), RS | RT | SIMM},
|
2014-11-19 17:29:42 +08:00
|
|
|
#else
|
2017-06-14 06:28:43 +08:00
|
|
|
[insn_pref] = {M6(spec3_op, 0, 0, 0, pref6_op), RS | RT | SIMM9},
|
2014-11-19 17:29:42 +08:00
|
|
|
#endif
|
2017-06-14 06:28:43 +08:00
|
|
|
[insn_rfe] = {M(cop0_op, cop_op, 0, 0, 0, rfe_op), 0},
|
|
|
|
|
[insn_rotr] = {M(spec_op, 1, 0, 0, 0, srl_op), RT | RD | RE},
|
MIPS: Add some instructions to uasm.
Follow on patches for eBPF JIT require these additional instructions:
insn_bgtz, insn_blez, insn_break, insn_ddivu, insn_dmultu,
insn_dsbh, insn_dshd, insn_dsllv, insn_dsra32, insn_dsrav,
insn_dsrlv, insn_lbu, insn_movn, insn_movz, insn_multu, insn_nor,
insn_sb, insn_sh, insn_slti, insn_dinsu, insn_lwu
... so, add them.
Sort the insn_* enumeration values alphabetically.
Signed-off-by: David Daney <david.daney@cavium.com>
Cc: Alexei Starovoitov <ast@kernel.org>
Cc: Daniel Borkmann <daniel@iogearbox.net>
Cc: Matt Redfearn <matt.redfearn@imgtec.com>
Cc: netdev@vger.kernel.org
Cc: linux-kernel@vger.kernel.org
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/16367/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2017-06-14 06:28:45 +08:00
|
|
|
[insn_sb] = {M(sb_op, 0, 0, 0, 0, 0), RS | RT | SIMM},
|
2014-11-19 17:29:42 +08:00
|
|
|
#ifndef CONFIG_CPU_MIPSR6
|
2017-06-14 06:28:43 +08:00
|
|
|
[insn_sc] = {M(sc_op, 0, 0, 0, 0, 0), RS | RT | SIMM},
|
|
|
|
|
[insn_scd] = {M(scd_op, 0, 0, 0, 0, 0), RS | RT | SIMM},
|
2014-11-19 17:29:42 +08:00
|
|
|
#else
|
2017-06-14 06:28:43 +08:00
|
|
|
[insn_sc] = {M6(spec3_op, 0, 0, 0, sc6_op), RS | RT | SIMM9},
|
|
|
|
|
[insn_scd] = {M6(spec3_op, 0, 0, 0, scd6_op), RS | RT | SIMM9},
|
2014-11-19 17:29:42 +08:00
|
|
|
#endif
|
2017-06-14 06:28:43 +08:00
|
|
|
[insn_sd] = {M(sd_op, 0, 0, 0, 0, 0), RS | RT | SIMM},
|
2019-03-13 06:47:56 +08:00
|
|
|
[insn_seleqz] = {M(spec_op, 0, 0, 0, 0, seleqz_op), RS | RT | RD},
|
|
|
|
|
[insn_selnez] = {M(spec_op, 0, 0, 0, 0, selnez_op), RS | RT | RD},
|
MIPS: Add some instructions to uasm.
Follow on patches for eBPF JIT require these additional instructions:
insn_bgtz, insn_blez, insn_break, insn_ddivu, insn_dmultu,
insn_dsbh, insn_dshd, insn_dsllv, insn_dsra32, insn_dsrav,
insn_dsrlv, insn_lbu, insn_movn, insn_movz, insn_multu, insn_nor,
insn_sb, insn_sh, insn_slti, insn_dinsu, insn_lwu
... so, add them.
Sort the insn_* enumeration values alphabetically.
Signed-off-by: David Daney <david.daney@cavium.com>
Cc: Alexei Starovoitov <ast@kernel.org>
Cc: Daniel Borkmann <daniel@iogearbox.net>
Cc: Matt Redfearn <matt.redfearn@imgtec.com>
Cc: netdev@vger.kernel.org
Cc: linux-kernel@vger.kernel.org
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/16367/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2017-06-14 06:28:45 +08:00
|
|
|
[insn_sh] = {M(sh_op, 0, 0, 0, 0, 0), RS | RT | SIMM},
|
2017-06-14 06:28:43 +08:00
|
|
|
[insn_sll] = {M(spec_op, 0, 0, 0, 0, sll_op), RT | RD | RE},
|
|
|
|
|
[insn_sllv] = {M(spec_op, 0, 0, 0, 0, sllv_op), RS | RT | RD},
|
|
|
|
|
[insn_slt] = {M(spec_op, 0, 0, 0, 0, slt_op), RS | RT | RD},
|
MIPS: Add some instructions to uasm.
Follow on patches for eBPF JIT require these additional instructions:
insn_bgtz, insn_blez, insn_break, insn_ddivu, insn_dmultu,
insn_dsbh, insn_dshd, insn_dsllv, insn_dsra32, insn_dsrav,
insn_dsrlv, insn_lbu, insn_movn, insn_movz, insn_multu, insn_nor,
insn_sb, insn_sh, insn_slti, insn_dinsu, insn_lwu
... so, add them.
Sort the insn_* enumeration values alphabetically.
Signed-off-by: David Daney <david.daney@cavium.com>
Cc: Alexei Starovoitov <ast@kernel.org>
Cc: Daniel Borkmann <daniel@iogearbox.net>
Cc: Matt Redfearn <matt.redfearn@imgtec.com>
Cc: netdev@vger.kernel.org
Cc: linux-kernel@vger.kernel.org
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/16367/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2017-06-14 06:28:45 +08:00
|
|
|
[insn_slti] = {M(slti_op, 0, 0, 0, 0, 0), RS | RT | SIMM},
|
2017-06-14 06:28:43 +08:00
|
|
|
[insn_sltiu] = {M(sltiu_op, 0, 0, 0, 0, 0), RS | RT | SIMM},
|
|
|
|
|
[insn_sltu] = {M(spec_op, 0, 0, 0, 0, sltu_op), RS | RT | RD},
|
|
|
|
|
[insn_sra] = {M(spec_op, 0, 0, 0, 0, sra_op), RT | RD | RE},
|
2018-12-06 02:52:30 +08:00
|
|
|
[insn_srav] = {M(spec_op, 0, 0, 0, 0, srav_op), RS | RT | RD},
|
2017-06-14 06:28:43 +08:00
|
|
|
[insn_srl] = {M(spec_op, 0, 0, 0, 0, srl_op), RT | RD | RE},
|
|
|
|
|
[insn_srlv] = {M(spec_op, 0, 0, 0, 0, srlv_op), RS | RT | RD},
|
|
|
|
|
[insn_subu] = {M(spec_op, 0, 0, 0, 0, subu_op), RS | RT | RD},
|
|
|
|
|
[insn_sw] = {M(sw_op, 0, 0, 0, 0, 0), RS | RT | SIMM},
|
|
|
|
|
[insn_sync] = {M(spec_op, 0, 0, 0, 0, sync_op), RE},
|
|
|
|
|
[insn_syscall] = {M(spec_op, 0, 0, 0, 0, syscall_op), SCIMM},
|
|
|
|
|
[insn_tlbp] = {M(cop0_op, cop_op, 0, 0, 0, tlbp_op), 0},
|
|
|
|
|
[insn_tlbr] = {M(cop0_op, cop_op, 0, 0, 0, tlbr_op), 0},
|
|
|
|
|
[insn_tlbwi] = {M(cop0_op, cop_op, 0, 0, 0, tlbwi_op), 0},
|
|
|
|
|
[insn_tlbwr] = {M(cop0_op, cop_op, 0, 0, 0, tlbwr_op), 0},
|
|
|
|
|
[insn_wait] = {M(cop0_op, cop_op, 0, 0, 0, wait_op), SCIMM},
|
|
|
|
|
[insn_wsbh] = {M(spec3_op, 0, 0, 0, wsbh_op, bshfl_op), RT | RD},
|
|
|
|
|
[insn_xor] = {M(spec_op, 0, 0, 0, 0, xor_op), RS | RT | RD},
|
|
|
|
|
[insn_xori] = {M(xori_op, 0, 0, 0, 0, 0), RS | RT | UIMM},
|
|
|
|
|
[insn_yield] = {M(spec3_op, 0, 0, 0, 0, yield_op), RS | RD},
|
2013-02-06 06:52:01 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
#undef M
|
|
|
|
|
|
MIPS: Delete __cpuinit/__CPUINIT usage from MIPS code
commit 3747069b25e419f6b51395f48127e9812abc3596 upstream.
The __cpuinit type of throwaway sections might have made sense
some time ago when RAM was more constrained, but now the savings
do not offset the cost and complications. For example, the fix in
commit 5e427ec2d0 ("x86: Fix bit corruption at CPU resume time")
is a good example of the nasty type of bugs that can be created
with improper use of the various __init prefixes.
After a discussion on LKML[1] it was decided that cpuinit should go
the way of devinit and be phased out. Once all the users are gone,
we can then finally remove the macros themselves from linux/init.h.
Note that some harmless section mismatch warnings may result, since
notify_cpu_starting() and cpu_up() are arch independent (kernel/cpu.c)
and are flagged as __cpuinit -- so if we remove the __cpuinit from
the arch specific callers, we will also get section mismatch warnings.
As an intermediate step, we intend to turn the linux/init.h cpuinit
related content into no-ops as early as possible, since that will get
rid of these warnings. In any case, they are temporary and harmless.
Here, we remove all the MIPS __cpuinit from C code and __CPUINIT
from asm files. MIPS is interesting in this respect, because there
are also uasm users hiding behind their own renamed versions of the
__cpuinit macros.
[1] https://lkml.org/lkml/2013/5/20/589
[ralf@linux-mips.org: Folded in Paul's followup fix.]
Signed-off-by: Paul Gortmaker <paul.gortmaker@windriver.com>
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/5494/
Patchwork: https://patchwork.linux-mips.org/patch/5495/
Patchwork: https://patchwork.linux-mips.org/patch/5509/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2013-06-18 21:38:59 +08:00
|
|
|
static inline u32 build_bimm(s32 arg)
|
2013-02-06 06:52:01 +08:00
|
|
|
{
|
|
|
|
|
WARN(arg > 0x1ffff || arg < -0x20000,
|
|
|
|
|
KERN_WARNING "Micro-assembler field overflow\n");
|
|
|
|
|
|
|
|
|
|
WARN(arg & 0x3, KERN_WARNING "Invalid micro-assembler branch target\n");
|
|
|
|
|
|
|
|
|
|
return ((arg < 0) ? (1 << 15) : 0) | ((arg >> 2) & 0x7fff);
|
|
|
|
|
}
|
|
|
|
|
|
MIPS: Delete __cpuinit/__CPUINIT usage from MIPS code
commit 3747069b25e419f6b51395f48127e9812abc3596 upstream.
The __cpuinit type of throwaway sections might have made sense
some time ago when RAM was more constrained, but now the savings
do not offset the cost and complications. For example, the fix in
commit 5e427ec2d0 ("x86: Fix bit corruption at CPU resume time")
is a good example of the nasty type of bugs that can be created
with improper use of the various __init prefixes.
After a discussion on LKML[1] it was decided that cpuinit should go
the way of devinit and be phased out. Once all the users are gone,
we can then finally remove the macros themselves from linux/init.h.
Note that some harmless section mismatch warnings may result, since
notify_cpu_starting() and cpu_up() are arch independent (kernel/cpu.c)
and are flagged as __cpuinit -- so if we remove the __cpuinit from
the arch specific callers, we will also get section mismatch warnings.
As an intermediate step, we intend to turn the linux/init.h cpuinit
related content into no-ops as early as possible, since that will get
rid of these warnings. In any case, they are temporary and harmless.
Here, we remove all the MIPS __cpuinit from C code and __CPUINIT
from asm files. MIPS is interesting in this respect, because there
are also uasm users hiding behind their own renamed versions of the
__cpuinit macros.
[1] https://lkml.org/lkml/2013/5/20/589
[ralf@linux-mips.org: Folded in Paul's followup fix.]
Signed-off-by: Paul Gortmaker <paul.gortmaker@windriver.com>
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/5494/
Patchwork: https://patchwork.linux-mips.org/patch/5495/
Patchwork: https://patchwork.linux-mips.org/patch/5509/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2013-06-18 21:38:59 +08:00
|
|
|
static inline u32 build_jimm(u32 arg)
|
2013-02-06 06:52:01 +08:00
|
|
|
{
|
|
|
|
|
WARN(arg & ~(JIMM_MASK << 2),
|
|
|
|
|
KERN_WARNING "Micro-assembler field overflow\n");
|
|
|
|
|
|
|
|
|
|
return (arg >> 2) & JIMM_MASK;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* The order of opcode arguments is implicitly left to right,
|
|
|
|
|
* starting with RS and ending with FUNC or IMM.
|
|
|
|
|
*/
|
MIPS: Delete __cpuinit/__CPUINIT usage from MIPS code
commit 3747069b25e419f6b51395f48127e9812abc3596 upstream.
The __cpuinit type of throwaway sections might have made sense
some time ago when RAM was more constrained, but now the savings
do not offset the cost and complications. For example, the fix in
commit 5e427ec2d0 ("x86: Fix bit corruption at CPU resume time")
is a good example of the nasty type of bugs that can be created
with improper use of the various __init prefixes.
After a discussion on LKML[1] it was decided that cpuinit should go
the way of devinit and be phased out. Once all the users are gone,
we can then finally remove the macros themselves from linux/init.h.
Note that some harmless section mismatch warnings may result, since
notify_cpu_starting() and cpu_up() are arch independent (kernel/cpu.c)
and are flagged as __cpuinit -- so if we remove the __cpuinit from
the arch specific callers, we will also get section mismatch warnings.
As an intermediate step, we intend to turn the linux/init.h cpuinit
related content into no-ops as early as possible, since that will get
rid of these warnings. In any case, they are temporary and harmless.
Here, we remove all the MIPS __cpuinit from C code and __CPUINIT
from asm files. MIPS is interesting in this respect, because there
are also uasm users hiding behind their own renamed versions of the
__cpuinit macros.
[1] https://lkml.org/lkml/2013/5/20/589
[ralf@linux-mips.org: Folded in Paul's followup fix.]
Signed-off-by: Paul Gortmaker <paul.gortmaker@windriver.com>
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/5494/
Patchwork: https://patchwork.linux-mips.org/patch/5495/
Patchwork: https://patchwork.linux-mips.org/patch/5509/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2013-06-18 21:38:59 +08:00
|
|
|
static void build_insn(u32 **buf, enum opcode opc, ...)
|
2013-02-06 06:52:01 +08:00
|
|
|
{
|
2017-06-14 06:28:43 +08:00
|
|
|
const struct insn *ip;
|
2013-02-06 06:52:01 +08:00
|
|
|
va_list ap;
|
|
|
|
|
u32 op;
|
|
|
|
|
|
2017-06-14 06:28:43 +08:00
|
|
|
if (opc < 0 || opc >= insn_invalid ||
|
|
|
|
|
(opc == insn_daddiu && r4k_daddiu_bug()) ||
|
|
|
|
|
(insn_table[opc].match == 0 && insn_table[opc].fields == 0))
|
2013-02-06 06:52:01 +08:00
|
|
|
panic("Unsupported Micro-assembler instruction %d", opc);
|
|
|
|
|
|
2017-06-14 06:28:43 +08:00
|
|
|
ip = &insn_table[opc];
|
|
|
|
|
|
2013-02-06 06:52:01 +08:00
|
|
|
op = ip->match;
|
|
|
|
|
va_start(ap, opc);
|
|
|
|
|
if (ip->fields & RS)
|
|
|
|
|
op |= build_rs(va_arg(ap, u32));
|
|
|
|
|
if (ip->fields & RT)
|
|
|
|
|
op |= build_rt(va_arg(ap, u32));
|
|
|
|
|
if (ip->fields & RD)
|
|
|
|
|
op |= build_rd(va_arg(ap, u32));
|
|
|
|
|
if (ip->fields & RE)
|
|
|
|
|
op |= build_re(va_arg(ap, u32));
|
|
|
|
|
if (ip->fields & SIMM)
|
|
|
|
|
op |= build_simm(va_arg(ap, s32));
|
|
|
|
|
if (ip->fields & UIMM)
|
|
|
|
|
op |= build_uimm(va_arg(ap, u32));
|
|
|
|
|
if (ip->fields & BIMM)
|
|
|
|
|
op |= build_bimm(va_arg(ap, s32));
|
|
|
|
|
if (ip->fields & JIMM)
|
|
|
|
|
op |= build_jimm(va_arg(ap, u32));
|
|
|
|
|
if (ip->fields & FUNC)
|
|
|
|
|
op |= build_func(va_arg(ap, u32));
|
|
|
|
|
if (ip->fields & SET)
|
|
|
|
|
op |= build_set(va_arg(ap, u32));
|
|
|
|
|
if (ip->fields & SCIMM)
|
|
|
|
|
op |= build_scimm(va_arg(ap, u32));
|
2014-11-19 17:29:42 +08:00
|
|
|
if (ip->fields & SIMM9)
|
|
|
|
|
op |= build_scimm9(va_arg(ap, u32));
|
2013-02-06 06:52:01 +08:00
|
|
|
va_end(ap);
|
|
|
|
|
|
|
|
|
|
**buf = op;
|
|
|
|
|
(*buf)++;
|
|
|
|
|
}
|
|
|
|
|
|
MIPS: Delete __cpuinit/__CPUINIT usage from MIPS code
commit 3747069b25e419f6b51395f48127e9812abc3596 upstream.
The __cpuinit type of throwaway sections might have made sense
some time ago when RAM was more constrained, but now the savings
do not offset the cost and complications. For example, the fix in
commit 5e427ec2d0 ("x86: Fix bit corruption at CPU resume time")
is a good example of the nasty type of bugs that can be created
with improper use of the various __init prefixes.
After a discussion on LKML[1] it was decided that cpuinit should go
the way of devinit and be phased out. Once all the users are gone,
we can then finally remove the macros themselves from linux/init.h.
Note that some harmless section mismatch warnings may result, since
notify_cpu_starting() and cpu_up() are arch independent (kernel/cpu.c)
and are flagged as __cpuinit -- so if we remove the __cpuinit from
the arch specific callers, we will also get section mismatch warnings.
As an intermediate step, we intend to turn the linux/init.h cpuinit
related content into no-ops as early as possible, since that will get
rid of these warnings. In any case, they are temporary and harmless.
Here, we remove all the MIPS __cpuinit from C code and __CPUINIT
from asm files. MIPS is interesting in this respect, because there
are also uasm users hiding behind their own renamed versions of the
__cpuinit macros.
[1] https://lkml.org/lkml/2013/5/20/589
[ralf@linux-mips.org: Folded in Paul's followup fix.]
Signed-off-by: Paul Gortmaker <paul.gortmaker@windriver.com>
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/5494/
Patchwork: https://patchwork.linux-mips.org/patch/5495/
Patchwork: https://patchwork.linux-mips.org/patch/5509/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2013-06-18 21:38:59 +08:00
|
|
|
static inline void
|
2013-02-06 06:52:01 +08:00
|
|
|
__resolve_relocs(struct uasm_reloc *rel, struct uasm_label *lab)
|
|
|
|
|
{
|
|
|
|
|
long laddr = (long)lab->addr;
|
|
|
|
|
long raddr = (long)rel->addr;
|
|
|
|
|
|
|
|
|
|
switch (rel->type) {
|
|
|
|
|
case R_MIPS_PC16:
|
|
|
|
|
*rel->addr |= build_bimm(laddr - (raddr + 4));
|
|
|
|
|
break;
|
|
|
|
|
|
|
|
|
|
default:
|
|
|
|
|
panic("Unsupported Micro-assembler relocation %d",
|
|
|
|
|
rel->type);
|
|
|
|
|
}
|
|
|
|
|
}
|