2012-01-25 07:56:06 +08:00
|
|
|
/*
|
|
|
|
* AT91 Power Management
|
|
|
|
*
|
|
|
|
* Copyright (C) 2005 David Brownell
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License as published by
|
|
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
|
|
* (at your option) any later version.
|
|
|
|
*/
|
|
|
|
#ifndef __ARCH_ARM_MACH_AT91_PM
|
|
|
|
#define __ARCH_ARM_MACH_AT91_PM
|
|
|
|
|
2013-09-23 04:29:57 +08:00
|
|
|
#include <asm/proc-fns.h>
|
|
|
|
|
2015-03-16 22:13:39 +08:00
|
|
|
#include <linux/mfd/syscon/atmel-mc.h>
|
|
|
|
#include <soc/at91/at91sam9_ddrsdr.h>
|
|
|
|
#include <soc/at91/at91sam9_sdramc.h>
|
|
|
|
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
extern void __iomem *at91_ramc_base[];
|
|
|
|
|
|
|
|
#define at91_ramc_read(id, field) \
|
|
|
|
__raw_readl(at91_ramc_base[id] + field)
|
|
|
|
|
|
|
|
#define at91_ramc_write(id, field, value) \
|
|
|
|
__raw_writel(value, at91_ramc_base[id] + field)
|
|
|
|
#endif
|
2009-11-02 01:40:50 +08:00
|
|
|
|
2015-03-17 06:44:38 +08:00
|
|
|
#define AT91_MEMCTRL_MC 0
|
|
|
|
#define AT91_MEMCTRL_SDRAMC 1
|
|
|
|
#define AT91_MEMCTRL_DDRSDR 2
|
|
|
|
|
2015-03-09 11:49:46 +08:00
|
|
|
#define AT91_PM_MEMTYPE_MASK 0x0f
|
|
|
|
|
|
|
|
#define AT91_PM_MODE_OFFSET 4
|
|
|
|
#define AT91_PM_MODE_MASK 0x01
|
|
|
|
#define AT91_PM_MODE(x) (((x) & AT91_PM_MODE_MASK) << AT91_PM_MODE_OFFSET)
|
|
|
|
|
|
|
|
#define AT91_PM_SLOW_CLOCK 0x01
|
|
|
|
|
|
|
|
#endif
|