2019-05-29 00:57:05 +08:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0-only */
|
2009-07-23 16:03:05 +08:00
|
|
|
/*
|
|
|
|
|
* NETjet common header file
|
|
|
|
|
*
|
|
|
|
|
* Author Karsten Keil
|
|
|
|
|
* based on work of Matt Henderson and Daniel Potts,
|
|
|
|
|
* Traverse Technologies P/L www.traverse.com.au
|
|
|
|
|
*
|
|
|
|
|
* Copyright 2009 by Karsten Keil <keil@isdn4linux.de>
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#define NJ_CTRL 0x00
|
|
|
|
|
#define NJ_DMACTRL 0x01
|
|
|
|
|
#define NJ_AUXCTRL 0x02
|
|
|
|
|
#define NJ_AUXDATA 0x03
|
|
|
|
|
#define NJ_IRQMASK0 0x04
|
|
|
|
|
#define NJ_IRQMASK1 0x05
|
|
|
|
|
#define NJ_IRQSTAT0 0x06
|
|
|
|
|
#define NJ_IRQSTAT1 0x07
|
|
|
|
|
#define NJ_DMA_READ_START 0x08
|
|
|
|
|
#define NJ_DMA_READ_IRQ 0x0c
|
|
|
|
|
#define NJ_DMA_READ_END 0x10
|
|
|
|
|
#define NJ_DMA_READ_ADR 0x14
|
|
|
|
|
#define NJ_DMA_WRITE_START 0x18
|
|
|
|
|
#define NJ_DMA_WRITE_IRQ 0x1c
|
|
|
|
|
#define NJ_DMA_WRITE_END 0x20
|
|
|
|
|
#define NJ_DMA_WRITE_ADR 0x24
|
|
|
|
|
#define NJ_PULSE_CNT 0x28
|
|
|
|
|
|
|
|
|
|
#define NJ_ISAC_OFF 0xc0
|
|
|
|
|
#define NJ_ISACIRQ 0x10
|
|
|
|
|
|
|
|
|
|
#define NJ_IRQM0_RD_MASK 0x03
|
|
|
|
|
#define NJ_IRQM0_RD_IRQ 0x01
|
|
|
|
|
#define NJ_IRQM0_RD_END 0x02
|
|
|
|
|
#define NJ_IRQM0_WR_MASK 0x0c
|
|
|
|
|
#define NJ_IRQM0_WR_IRQ 0x04
|
|
|
|
|
#define NJ_IRQM0_WR_END 0x08
|
|
|
|
|
|
|
|
|
|
/* one page here is no need to be smaller */
|
|
|
|
|
#define NJ_DMA_SIZE 4096
|
|
|
|
|
/* 2 * 64 byte is a compromise between IRQ count and latency */
|
|
|
|
|
#define NJ_DMA_RXSIZE 128 /* 2 * 64 */
|
|
|
|
|
#define NJ_DMA_TXSIZE 128 /* 2 * 64 */
|
