2013-09-17 04:57:48 +08:00
|
|
|
* Synopsys Designware PCIe interface
|
2013-06-21 15:24:54 +08:00
|
|
|
|
|
|
|
|
Required properties:
|
2014-06-03 22:44:25 +08:00
|
|
|
- compatible: should contain "snps,dw-pcie" to identify the core.
|
2014-07-17 17:00:40 +08:00
|
|
|
- reg: Should contain the configuration address space.
|
|
|
|
|
- reg-names: Must be "config" for the PCIe configuration space.
|
|
|
|
|
(The old way of getting the configuration address space from "ranges"
|
|
|
|
|
is deprecated and should be avoided.)
|
2013-06-21 15:24:54 +08:00
|
|
|
- #address-cells: set to <3>
|
|
|
|
|
- #size-cells: set to <2>
|
|
|
|
|
- device_type: set to "pci"
|
|
|
|
|
- ranges: ranges for the PCI memory and I/O regions
|
|
|
|
|
- #interrupt-cells: set to <1>
|
|
|
|
|
- interrupt-map-mask and interrupt-map: standard PCI properties
|
|
|
|
|
to define the mapping of the PCIe interface to interrupt
|
|
|
|
|
numbers.
|
2013-07-31 16:14:10 +08:00
|
|
|
- num-lanes: number of lanes to use
|
2014-06-03 22:44:25 +08:00
|
|
|
- clocks: Must contain an entry for each entry in clock-names.
|
|
|
|
|
See ../clocks/clock-bindings.txt for details.
|
|
|
|
|
- clock-names: Must include the following entries:
|
|
|
|
|
- "pcie"
|
|
|
|
|
- "pcie_bus"
|
2013-12-13 05:49:58 +08:00
|
|
|
|
|
|
|
|
Optional properties:
|
2013-06-21 15:24:54 +08:00
|
|
|
- reset-gpio: gpio pin number of power good signal
|
