2012-11-17 22:22:23 +08:00
|
|
|
Device Tree Clock bindings for cpu clock of Marvell EBU platforms
|
|
|
|
|
|
|
|
|
|
Required properties:
|
|
|
|
|
- compatible : shall be one of the following:
|
|
|
|
|
"marvell,armada-xp-cpu-clock" - cpu clocks for Armada XP
|
2017-01-27 11:25:42 +08:00
|
|
|
"marvell,mv98dx3236-cpu-clock" - cpu clocks for 98DX3236 SoC
|
clk: mvebu: extend clk-cpu for dynamic frequency scaling
This commit extends the existing clk-cpu driver used on Marvell Armada
XP platforms to support the dynamic frequency scaling of the CPU
clock. Non-dynamic frequency change was already supported (and used
before secondary CPUs are started), but the dynamic frequency change
requires a completely different procedure.
In order to achieve this, the clk_cpu_set_rate() function is reworked
to handle two separate cases:
- The case where the clock is enabled, which is the new dynamic
frequency change code, implemented in clk_cpu_on_set_rate(). This
part will be used for cpufreq activities.
- The case where the clock is disabled, which is the existing
frequency change code, moved in clk_cpu_off_set_rate(). This part
is already used to set the clock frequency of the secondary CPUs
before starting them.
In order to implement the dynamic frequency change function, we need
to access the PMU DFS registers, which are outside the currently
mapped "Clock Complex" registers, so a new area of registers is now
mapped. This affects the Device Tree binding, but we are careful to do
it in a backward-compatible way (by allowing the second pair of
registers to be non-existent, and in this case, ensuring
clk_cpu_on_set_rate() returns an error).
Note that technically speaking, the clk_cpu_on_set_rate() does not do
the entire procedure needed to change the frequency dynamically, as it
involves touching a number of PMSU registers. This is done through a
clock notifier registered by the PMSU driver in followup commits.
Cc: <devicetree@vger.kernel.org>
Signed-off-by: Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
Link: https://lkml.kernel.org/r/1404920715-19834-4-git-send-email-thomas.petazzoni@free-electrons.com
Signed-off-by: Jason Cooper <jason@lakedaemon.net>
2014-07-09 23:45:11 +08:00
|
|
|
- reg : Address and length of the clock complex register set, followed
|
|
|
|
|
by address and length of the PMU DFS registers
|
2012-11-17 22:22:23 +08:00
|
|
|
- #clock-cells : should be set to 1.
|
|
|
|
|
- clocks : shall be the input parent clock phandle for the clock.
|
|
|
|
|
|
|
|
|
|
cpuclk: clock-complex@d0018700 {
|
|
|
|
|
#clock-cells = <1>;
|
|
|
|
|
compatible = "marvell,armada-xp-cpu-clock";
|
clk: mvebu: extend clk-cpu for dynamic frequency scaling
This commit extends the existing clk-cpu driver used on Marvell Armada
XP platforms to support the dynamic frequency scaling of the CPU
clock. Non-dynamic frequency change was already supported (and used
before secondary CPUs are started), but the dynamic frequency change
requires a completely different procedure.
In order to achieve this, the clk_cpu_set_rate() function is reworked
to handle two separate cases:
- The case where the clock is enabled, which is the new dynamic
frequency change code, implemented in clk_cpu_on_set_rate(). This
part will be used for cpufreq activities.
- The case where the clock is disabled, which is the existing
frequency change code, moved in clk_cpu_off_set_rate(). This part
is already used to set the clock frequency of the secondary CPUs
before starting them.
In order to implement the dynamic frequency change function, we need
to access the PMU DFS registers, which are outside the currently
mapped "Clock Complex" registers, so a new area of registers is now
mapped. This affects the Device Tree binding, but we are careful to do
it in a backward-compatible way (by allowing the second pair of
registers to be non-existent, and in this case, ensuring
clk_cpu_on_set_rate() returns an error).
Note that technically speaking, the clk_cpu_on_set_rate() does not do
the entire procedure needed to change the frequency dynamically, as it
involves touching a number of PMSU registers. This is done through a
clock notifier registered by the PMSU driver in followup commits.
Cc: <devicetree@vger.kernel.org>
Signed-off-by: Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
Link: https://lkml.kernel.org/r/1404920715-19834-4-git-send-email-thomas.petazzoni@free-electrons.com
Signed-off-by: Jason Cooper <jason@lakedaemon.net>
2014-07-09 23:45:11 +08:00
|
|
|
reg = <0xd0018700 0xA0>, <0x1c054 0x10>;
|
2012-11-17 22:22:23 +08:00
|
|
|
clocks = <&coreclk 1>;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
cpu@0 {
|
|
|
|
|
compatible = "marvell,sheeva-v7";
|
|
|
|
|
reg = <0>;
|
|
|
|
|
clocks = <&cpuclk 0>;
|
|
|
|
|
};
|