2019-05-21 00:19:40 +08:00
|
|
|
# SPDX-License-Identifier: (GPL-2.0 OR MIT)
|
|
|
|
%YAML 1.2
|
|
|
|
---
|
|
|
|
$id: http://devicetree.org/schemas/riscv/cpus.yaml#
|
|
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
|
|
|
|
title: RISC-V bindings for 'cpus' DT nodes
|
|
|
|
|
|
|
|
maintainers:
|
|
|
|
- Paul Walmsley <paul.walmsley@sifive.com>
|
|
|
|
- Palmer Dabbelt <palmer@sifive.com>
|
|
|
|
|
2019-08-09 05:46:58 +08:00
|
|
|
description: |
|
|
|
|
This document uses some terminology common to the RISC-V community
|
|
|
|
that is not widely used, the definitions of which are listed here:
|
|
|
|
|
|
|
|
hart: A hardware execution context, which contains all the state
|
|
|
|
mandated by the RISC-V ISA: a PC and some registers. This
|
|
|
|
terminology is designed to disambiguate software's view of execution
|
|
|
|
contexts from any particular microarchitectural implementation
|
|
|
|
strategy. For example, an Intel laptop containing one socket with
|
|
|
|
two cores, each of which has two hyperthreads, could be described as
|
|
|
|
having four harts.
|
|
|
|
|
2019-05-21 00:19:40 +08:00
|
|
|
properties:
|
2019-06-27 07:57:59 +08:00
|
|
|
compatible:
|
dt-bindings: riscv: Fix CPU schema errors
Fix the errors in the RiscV CPU DT schema:
Documentation/devicetree/bindings/riscv/cpus.example.dt.yaml: cpu@0: 'timebase-frequency' is a required property
Documentation/devicetree/bindings/riscv/cpus.example.dt.yaml: cpu@1: 'timebase-frequency' is a required property
Documentation/devicetree/bindings/riscv/cpus.example.dt.yaml: cpu@0: compatible:0: 'riscv' is not one of ['sifive,rocket0', 'sifive,e5', 'sifive,e51', 'sifive,u54-mc', 'sifive,u54', 'sifive,u5']
Documentation/devicetree/bindings/riscv/cpus.example.dt.yaml: cpu@0: compatible: ['riscv'] is too short
Documentation/devicetree/bindings/riscv/cpus.example.dt.yaml: cpu@0: 'timebase-frequency' is a required property
The DT spec allows for 'timebase-frequency' to be in 'cpu' or 'cpus' node
and RiscV requires it in /cpus node, so make it disallowed in cpu
nodes.
Fixes: 4fd669a8c487 ("dt-bindings: riscv: convert cpu binding to json-schema")
Cc: Palmer Dabbelt <palmer@sifive.com>
Cc: Albert Ou <aou@eecs.berkeley.edu>
Cc: linux-riscv@lists.infradead.org
Acked-by: Paul Walmsley <paul.walmsley@sifive.com>
Signed-off-by: Rob Herring <robh@kernel.org>
2019-09-25 03:37:56 +08:00
|
|
|
oneOf:
|
|
|
|
- items:
|
|
|
|
- enum:
|
|
|
|
- sifive,rocket0
|
|
|
|
- sifive,e5
|
|
|
|
- sifive,e51
|
|
|
|
- sifive,u54-mc
|
|
|
|
- sifive,u54
|
|
|
|
- sifive,u5
|
|
|
|
- const: riscv
|
|
|
|
- const: riscv # Simulator only
|
2019-06-27 07:57:59 +08:00
|
|
|
description:
|
|
|
|
Identifies that the hart uses the RISC-V instruction set
|
|
|
|
and identifies the type of the hart.
|
|
|
|
|
|
|
|
mmu-type:
|
|
|
|
description:
|
|
|
|
Identifies the MMU address translation mode used on this
|
|
|
|
hart. These values originate from the RISC-V Privileged
|
|
|
|
Specification document, available from
|
|
|
|
https://riscv.org/specifications/
|
2020-04-16 08:55:49 +08:00
|
|
|
$ref: "/schemas/types.yaml#/definitions/string"
|
|
|
|
enum:
|
|
|
|
- riscv,sv32
|
|
|
|
- riscv,sv39
|
|
|
|
- riscv,sv48
|
2019-06-27 07:57:59 +08:00
|
|
|
|
|
|
|
riscv,isa:
|
|
|
|
description:
|
|
|
|
Identifies the specific RISC-V instruction set architecture
|
|
|
|
supported by the hart. These are documented in the RISC-V
|
|
|
|
User-Level ISA document, available from
|
|
|
|
https://riscv.org/specifications/
|
|
|
|
|
2019-08-03 12:27:23 +08:00
|
|
|
While the isa strings in ISA specification are case
|
|
|
|
insensitive, letters in the riscv,isa string must be all
|
|
|
|
lowercase to simplify parsing.
|
2020-04-16 08:55:49 +08:00
|
|
|
$ref: "/schemas/types.yaml#/definitions/string"
|
|
|
|
enum:
|
|
|
|
- rv64imac
|
|
|
|
- rv64imafdc
|
2019-08-03 12:27:23 +08:00
|
|
|
|
dt-bindings: riscv: Fix CPU schema errors
Fix the errors in the RiscV CPU DT schema:
Documentation/devicetree/bindings/riscv/cpus.example.dt.yaml: cpu@0: 'timebase-frequency' is a required property
Documentation/devicetree/bindings/riscv/cpus.example.dt.yaml: cpu@1: 'timebase-frequency' is a required property
Documentation/devicetree/bindings/riscv/cpus.example.dt.yaml: cpu@0: compatible:0: 'riscv' is not one of ['sifive,rocket0', 'sifive,e5', 'sifive,e51', 'sifive,u54-mc', 'sifive,u54', 'sifive,u5']
Documentation/devicetree/bindings/riscv/cpus.example.dt.yaml: cpu@0: compatible: ['riscv'] is too short
Documentation/devicetree/bindings/riscv/cpus.example.dt.yaml: cpu@0: 'timebase-frequency' is a required property
The DT spec allows for 'timebase-frequency' to be in 'cpu' or 'cpus' node
and RiscV requires it in /cpus node, so make it disallowed in cpu
nodes.
Fixes: 4fd669a8c487 ("dt-bindings: riscv: convert cpu binding to json-schema")
Cc: Palmer Dabbelt <palmer@sifive.com>
Cc: Albert Ou <aou@eecs.berkeley.edu>
Cc: linux-riscv@lists.infradead.org
Acked-by: Paul Walmsley <paul.walmsley@sifive.com>
Signed-off-by: Rob Herring <robh@kernel.org>
2019-09-25 03:37:56 +08:00
|
|
|
# RISC-V requires 'timebase-frequency' in /cpus, so disallow it here
|
|
|
|
timebase-frequency: false
|
2019-06-27 07:57:59 +08:00
|
|
|
|
|
|
|
interrupt-controller:
|
|
|
|
type: object
|
|
|
|
description: Describes the CPU's local interrupt controller
|
2019-05-21 00:19:40 +08:00
|
|
|
|
|
|
|
properties:
|
2019-06-27 07:57:59 +08:00
|
|
|
'#interrupt-cells':
|
|
|
|
const: 1
|
2019-05-21 00:19:40 +08:00
|
|
|
|
2019-06-27 07:57:59 +08:00
|
|
|
compatible:
|
|
|
|
const: riscv,cpu-intc
|
2019-05-21 00:19:40 +08:00
|
|
|
|
2019-06-27 07:57:59 +08:00
|
|
|
interrupt-controller: true
|
2019-05-21 00:19:40 +08:00
|
|
|
|
|
|
|
required:
|
2019-06-27 07:57:59 +08:00
|
|
|
- '#interrupt-cells'
|
|
|
|
- compatible
|
2019-05-21 00:19:40 +08:00
|
|
|
- interrupt-controller
|
|
|
|
|
2019-06-27 07:57:59 +08:00
|
|
|
required:
|
|
|
|
- riscv,isa
|
|
|
|
- interrupt-controller
|
|
|
|
|
2019-05-21 00:19:40 +08:00
|
|
|
examples:
|
|
|
|
- |
|
|
|
|
// Example 1: SiFive Freedom U540G Development Kit
|
|
|
|
cpus {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
timebase-frequency = <1000000>;
|
|
|
|
cpu@0 {
|
|
|
|
clock-frequency = <0>;
|
|
|
|
compatible = "sifive,rocket0", "riscv";
|
|
|
|
device_type = "cpu";
|
|
|
|
i-cache-block-size = <64>;
|
|
|
|
i-cache-sets = <128>;
|
|
|
|
i-cache-size = <16384>;
|
|
|
|
reg = <0>;
|
|
|
|
riscv,isa = "rv64imac";
|
|
|
|
cpu_intc0: interrupt-controller {
|
|
|
|
#interrupt-cells = <1>;
|
|
|
|
compatible = "riscv,cpu-intc";
|
|
|
|
interrupt-controller;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
cpu@1 {
|
|
|
|
clock-frequency = <0>;
|
|
|
|
compatible = "sifive,rocket0", "riscv";
|
|
|
|
d-cache-block-size = <64>;
|
|
|
|
d-cache-sets = <64>;
|
|
|
|
d-cache-size = <32768>;
|
|
|
|
d-tlb-sets = <1>;
|
|
|
|
d-tlb-size = <32>;
|
|
|
|
device_type = "cpu";
|
|
|
|
i-cache-block-size = <64>;
|
|
|
|
i-cache-sets = <64>;
|
|
|
|
i-cache-size = <32768>;
|
|
|
|
i-tlb-sets = <1>;
|
|
|
|
i-tlb-size = <32>;
|
|
|
|
mmu-type = "riscv,sv39";
|
|
|
|
reg = <1>;
|
|
|
|
riscv,isa = "rv64imafdc";
|
|
|
|
tlb-split;
|
|
|
|
cpu_intc1: interrupt-controller {
|
|
|
|
#interrupt-cells = <1>;
|
|
|
|
compatible = "riscv,cpu-intc";
|
|
|
|
interrupt-controller;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
- |
|
|
|
|
// Example 2: Spike ISA Simulator with 1 Hart
|
|
|
|
cpus {
|
2019-06-26 23:19:29 +08:00
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
cpu@0 {
|
|
|
|
device_type = "cpu";
|
|
|
|
reg = <0>;
|
|
|
|
compatible = "riscv";
|
|
|
|
riscv,isa = "rv64imafdc";
|
|
|
|
mmu-type = "riscv,sv48";
|
|
|
|
interrupt-controller {
|
|
|
|
#interrupt-cells = <1>;
|
|
|
|
interrupt-controller;
|
|
|
|
compatible = "riscv,cpu-intc";
|
|
|
|
};
|
|
|
|
};
|
2019-05-21 00:19:40 +08:00
|
|
|
};
|
|
|
|
...
|