2007-03-16 21:13:18 +08:00
|
|
|
config PPC_CELL
|
|
|
|
bool
|
|
|
|
default n
|
|
|
|
|
|
|
|
config PPC_CELL_NATIVE
|
|
|
|
bool
|
|
|
|
select PPC_CELL
|
|
|
|
select PPC_DCR_MMIO
|
|
|
|
select PPC_OF_PLATFORM_PCI
|
|
|
|
select PPC_INDIRECT_IO
|
|
|
|
select PPC_NATIVE
|
|
|
|
select MPIC
|
Device tree aware EMAC driver
Based on BenH's earlier work, this is a new version of the EMAC driver
for the built-in ethernet found on PowerPC 4xx embedded CPUs. The
same ASIC is also found in the Axon bridge chip. This new version is
designed to work in the arch/powerpc tree, using the device tree to
probe the device, rather than the old and ugly arch/ppc OCP layer.
This driver is designed to sit alongside the old driver (that lies in
drivers/net/ibm_emac and this one in drivers/net/ibm_newemac). The
old driver is left in place to support arch/ppc until arch/ppc itself
reaches its final demise (not too long now, with luck).
This driver still has a number of things that could do with cleaning
up, but I think they can be fixed up after merging. Specifically:
- Should be adjusted to properly use the dma mapping API.
Axon needs this.
- Probe logic needs reworking, in conjuction with the general
probing code for of_platform devices. The dependencies here between
EMAC, MAL, ZMII etc. make this complicated. At present, it usually
works, because we initialize and register the sub-drivers before the
EMAC driver itself, and (being in driver code) runs after the devices
themselves have been instantiated from the device tree.
Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-08-23 11:56:01 +08:00
|
|
|
select IBM_NEW_EMAC_EMAC4
|
|
|
|
select IBM_NEW_EMAC_RGMII
|
|
|
|
select IBM_NEW_EMAC_ZMII #test only
|
|
|
|
select IBM_NEW_EMAC_TAH #test only
|
2007-03-16 21:13:18 +08:00
|
|
|
default n
|
|
|
|
|
|
|
|
config PPC_IBM_CELL_BLADE
|
|
|
|
bool "IBM Cell Blade"
|
|
|
|
depends on PPC_MULTIPLATFORM && PPC64
|
|
|
|
select PPC_CELL_NATIVE
|
|
|
|
select PPC_RTAS
|
|
|
|
select MMIO_NVRAM
|
|
|
|
select PPC_UDBG_16550
|
|
|
|
select UDBG_RTAS_CONSOLE
|
|
|
|
|
2005-11-16 04:53:48 +08:00
|
|
|
menu "Cell Broadband Engine options"
|
|
|
|
depends on PPC_CELL
|
|
|
|
|
|
|
|
config SPU_FS
|
|
|
|
tristate "SPU file system"
|
|
|
|
default m
|
|
|
|
depends on PPC_CELL
|
2006-06-20 02:33:28 +08:00
|
|
|
select SPU_BASE
|
2006-06-24 02:57:49 +08:00
|
|
|
select MEMORY_HOTPLUG
|
2005-11-16 04:53:48 +08:00
|
|
|
help
|
|
|
|
The SPU file system is used to access Synergistic Processing
|
|
|
|
Units on machines implementing the Broadband Processor
|
|
|
|
Architecture.
|
|
|
|
|
2007-05-08 14:27:29 +08:00
|
|
|
config SPU_FS_64K_LS
|
|
|
|
bool "Use 64K pages to map SPE local store"
|
|
|
|
# we depend on PPC_MM_SLICES for now rather than selecting
|
|
|
|
# it because we depend on hugetlbfs hooks being present. We
|
|
|
|
# will fix that when the generic code has been improved to
|
|
|
|
# not require hijacking hugetlbfs hooks.
|
|
|
|
depends on SPU_FS && PPC_MM_SLICES && !PPC_64K_PAGES
|
|
|
|
default y
|
|
|
|
select PPC_HAS_HASH_64K
|
|
|
|
help
|
|
|
|
This option causes SPE local stores to be mapped in process
|
|
|
|
address spaces using 64K pages while the rest of the kernel
|
|
|
|
uses 4K pages. This can improve performances of applications
|
|
|
|
using multiple SPEs by lowering the TLB pressure on them.
|
|
|
|
|
2006-06-20 02:33:28 +08:00
|
|
|
config SPU_BASE
|
|
|
|
bool
|
|
|
|
default n
|
|
|
|
|
2006-06-20 02:33:16 +08:00
|
|
|
config CBE_RAS
|
|
|
|
bool "RAS features for bare metal Cell BE"
|
2007-03-23 21:06:43 +08:00
|
|
|
depends on PPC_CELL_NATIVE
|
2006-06-20 02:33:16 +08:00
|
|
|
default y
|
|
|
|
|
2006-10-25 00:31:25 +08:00
|
|
|
config CBE_THERM
|
|
|
|
tristate "CBE thermal support"
|
|
|
|
default m
|
|
|
|
depends on CBE_RAS
|
|
|
|
|
2006-10-25 00:39:45 +08:00
|
|
|
config CBE_CPUFREQ
|
|
|
|
tristate "CBE frequency scaling"
|
|
|
|
depends on CBE_RAS && CPU_FREQ
|
|
|
|
default m
|
|
|
|
help
|
|
|
|
This adds the cpufreq driver for Cell BE processors.
|
|
|
|
For details, take a look at <file:Documentation/cpu-freq/>.
|
|
|
|
If you don't have such processor, say N
|
|
|
|
|
2007-07-21 03:39:22 +08:00
|
|
|
config CBE_CPUFREQ_PMI
|
|
|
|
tristate "CBE frequency scaling using PMI interface"
|
|
|
|
depends on CBE_CPUFREQ && PPC_PMI && EXPERIMENTAL
|
|
|
|
default n
|
|
|
|
help
|
|
|
|
Select this, if you want to use the PMI interface
|
|
|
|
to switch frequencies. Using PMI, the
|
|
|
|
processor will not only be able to run at lower speed,
|
|
|
|
but also at lower core voltage.
|
|
|
|
|
2005-11-16 04:53:48 +08:00
|
|
|
endmenu
|