2015-10-07 23:36:28 +08:00
|
|
|
#
|
|
|
|
# FPGA framework configuration
|
|
|
|
#
|
|
|
|
|
|
|
|
menu "FPGA Configuration Support"
|
|
|
|
|
|
|
|
config FPGA
|
|
|
|
tristate "FPGA Configuration Framework"
|
|
|
|
help
|
|
|
|
Say Y here if you want support for configuring FPGAs from the
|
|
|
|
kernel. The FPGA framework adds a FPGA manager class and FPGA
|
|
|
|
manager drivers.
|
|
|
|
|
2015-10-07 23:36:29 +08:00
|
|
|
if FPGA
|
|
|
|
|
2016-11-02 03:14:29 +08:00
|
|
|
config FPGA_REGION
|
|
|
|
tristate "FPGA Region"
|
|
|
|
depends on OF && FPGA_BRIDGE
|
|
|
|
help
|
|
|
|
FPGA Regions allow loading FPGA images under control of
|
|
|
|
the Device Tree.
|
|
|
|
|
2015-10-07 23:36:29 +08:00
|
|
|
config FPGA_MGR_SOCFPGA
|
|
|
|
tristate "Altera SOCFPGA FPGA Manager"
|
|
|
|
depends on ARCH_SOCFPGA
|
|
|
|
help
|
|
|
|
FPGA manager driver support for Altera SOCFPGA.
|
|
|
|
|
2015-10-17 06:42:30 +08:00
|
|
|
config FPGA_MGR_ZYNQ_FPGA
|
|
|
|
tristate "Xilinx Zynq FPGA"
|
2016-09-08 22:38:05 +08:00
|
|
|
depends on ARCH_ZYNQ || COMPILE_TEST
|
2016-08-04 04:45:46 +08:00
|
|
|
depends on HAS_DMA
|
2015-10-17 06:42:30 +08:00
|
|
|
help
|
|
|
|
FPGA manager driver support for Xilinx Zynq FPGAs.
|
|
|
|
|
2016-11-02 03:14:28 +08:00
|
|
|
config FPGA_BRIDGE
|
|
|
|
tristate "FPGA Bridge Framework"
|
|
|
|
depends on OF
|
|
|
|
help
|
|
|
|
Say Y here if you want to support bridges connected between host
|
|
|
|
processors and FPGAs or between FPGAs.
|
|
|
|
|
2016-11-02 03:14:30 +08:00
|
|
|
config SOCFPGA_FPGA_BRIDGE
|
|
|
|
tristate "Altera SoCFPGA FPGA Bridges"
|
|
|
|
depends on ARCH_SOCFPGA && FPGA_BRIDGE
|
|
|
|
help
|
|
|
|
Say Y to enable drivers for FPGA bridges for Altera SOCFPGA
|
|
|
|
devices.
|
|
|
|
|
2016-11-02 03:14:31 +08:00
|
|
|
config ALTERA_FREEZE_BRIDGE
|
|
|
|
tristate "Altera FPGA Freeze Bridge"
|
|
|
|
depends on ARCH_SOCFPGA && FPGA_BRIDGE
|
|
|
|
help
|
|
|
|
Say Y to enable drivers for Altera FPGA Freeze bridges. A
|
|
|
|
freeze bridge is a bridge that exists in the FPGA fabric to
|
|
|
|
isolate one region of the FPGA from the busses while that
|
|
|
|
region is being reprogrammed.
|
|
|
|
|
2015-10-07 23:36:29 +08:00
|
|
|
endif # FPGA
|
|
|
|
|
2015-10-07 23:36:28 +08:00
|
|
|
endmenu
|