2019-06-03 13:44:50 +08:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0-only */
|
2016-11-04 02:34:34 +08:00
|
|
|
/*
|
|
|
|
|
* arch/arm64/include/asm/cpucaps.h
|
|
|
|
|
*
|
|
|
|
|
* Copyright (C) 2016 ARM Ltd.
|
|
|
|
|
*/
|
|
|
|
|
#ifndef __ASM_CPUCAPS_H
|
|
|
|
|
#define __ASM_CPUCAPS_H
|
|
|
|
|
|
|
|
|
|
#define ARM64_WORKAROUND_CLEAN_CACHE 0
|
|
|
|
|
#define ARM64_WORKAROUND_DEVICE_LOAD_ACQUIRE 1
|
|
|
|
|
#define ARM64_WORKAROUND_845719 2
|
|
|
|
|
#define ARM64_HAS_SYSREG_GIC_CPUIF 3
|
|
|
|
|
#define ARM64_HAS_PAN 4
|
|
|
|
|
#define ARM64_HAS_LSE_ATOMICS 5
|
|
|
|
|
#define ARM64_WORKAROUND_CAVIUM_23154 6
|
|
|
|
|
#define ARM64_WORKAROUND_834220 7
|
|
|
|
|
#define ARM64_HAS_NO_HW_PREFETCH 8
|
|
|
|
|
#define ARM64_HAS_UAO 9
|
|
|
|
|
#define ARM64_ALT_PAN_NOT_UAO 10
|
|
|
|
|
#define ARM64_HAS_VIRT_HOST_EXTN 11
|
|
|
|
|
#define ARM64_WORKAROUND_CAVIUM_27456 12
|
|
|
|
|
#define ARM64_HAS_32BIT_EL0 13
|
2018-02-28 01:38:08 +08:00
|
|
|
#define ARM64_HARDEN_EL2_VECTORS 14
|
2018-09-19 18:41:21 +08:00
|
|
|
#define ARM64_HAS_CNP 15
|
2016-12-14 08:39:21 +08:00
|
|
|
#define ARM64_HAS_NO_FPSIMD 16
|
2017-02-01 01:50:19 +08:00
|
|
|
#define ARM64_WORKAROUND_REPEAT_TLBI 17
|
2017-02-09 04:08:37 +08:00
|
|
|
#define ARM64_WORKAROUND_QCOM_FALKOR_E1003 18
|
2017-03-21 01:18:06 +08:00
|
|
|
#define ARM64_WORKAROUND_858921 19
|
2017-06-09 19:49:48 +08:00
|
|
|
#define ARM64_WORKAROUND_CAVIUM_30115 20
|
2017-07-25 18:55:42 +08:00
|
|
|
#define ARM64_HAS_DCPOP 21
|
2017-10-31 23:51:19 +08:00
|
|
|
#define ARM64_SVE 22
|
2017-11-14 22:38:19 +08:00
|
|
|
#define ARM64_UNMAP_KERNEL_AT_EL0 23
|
2018-01-03 19:17:58 +08:00
|
|
|
#define ARM64_HARDEN_BRANCH_PREDICTOR 24
|
2018-04-10 18:36:42 +08:00
|
|
|
#define ARM64_HAS_RAS_EXTN 25
|
|
|
|
|
#define ARM64_WORKAROUND_843419 26
|
|
|
|
|
#define ARM64_HAS_CACHE_IDC 27
|
|
|
|
|
#define ARM64_HAS_CACHE_DIC 28
|
|
|
|
|
#define ARM64_HW_DBM 29
|
2018-05-29 20:11:08 +08:00
|
|
|
#define ARM64_SSBD 30
|
2018-07-05 06:07:46 +08:00
|
|
|
#define ARM64_MISMATCHED_CACHE_TYPE 31
|
2018-08-22 20:07:56 +08:00
|
|
|
#define ARM64_HAS_STAGE2_FWB 32
|
2018-08-27 19:02:43 +08:00
|
|
|
#define ARM64_HAS_CRC32 33
|
2018-06-15 18:37:34 +08:00
|
|
|
#define ARM64_SSBS 34
|
2019-05-23 18:24:50 +08:00
|
|
|
#define ARM64_WORKAROUND_1418040 35
|
2018-06-14 18:21:34 +08:00
|
|
|
#define ARM64_HAS_SB 36
|
2019-12-16 19:56:29 +08:00
|
|
|
#define ARM64_WORKAROUND_SPECULATIVE_AT_VHE 37
|
2018-12-08 02:39:24 +08:00
|
|
|
#define ARM64_HAS_ADDRESS_AUTH_ARCH 38
|
|
|
|
|
#define ARM64_HAS_ADDRESS_AUTH_IMP_DEF 39
|
2018-12-12 23:52:02 +08:00
|
|
|
#define ARM64_HAS_GENERIC_AUTH_ARCH 40
|
|
|
|
|
#define ARM64_HAS_GENERIC_AUTH_IMP_DEF 41
|
2019-01-31 22:58:42 +08:00
|
|
|
#define ARM64_HAS_IRQ_PRIO_MASKING 42
|
2019-04-09 17:52:45 +08:00
|
|
|
#define ARM64_HAS_DCPODP 43
|
2019-04-29 20:03:57 +08:00
|
|
|
#define ARM64_WORKAROUND_1463225 44
|
2019-02-08 00:01:21 +08:00
|
|
|
#define ARM64_WORKAROUND_CAVIUM_TX2_219_TVM 45
|
2019-04-09 23:22:24 +08:00
|
|
|
#define ARM64_WORKAROUND_CAVIUM_TX2_219_PRFM 46
|
2019-10-29 00:12:40 +08:00
|
|
|
#define ARM64_WORKAROUND_1542419 47
|
2019-12-16 19:56:30 +08:00
|
|
|
#define ARM64_WORKAROUND_SPECULATIVE_AT_NVHE 48
|
2019-12-10 02:12:14 +08:00
|
|
|
#define ARM64_HAS_E0PD 49
|
2020-01-22 19:38:53 +08:00
|
|
|
#define ARM64_HAS_RNG 50
|
2020-03-05 17:06:21 +08:00
|
|
|
#define ARM64_HAS_AMU_EXTN 51
|
2020-03-25 19:11:08 +08:00
|
|
|
#define ARM64_HAS_ADDRESS_AUTH 52
|
|
|
|
|
#define ARM64_HAS_GENERIC_AUTH 53
|
2016-11-04 02:34:34 +08:00
|
|
|
|
2020-03-25 19:11:08 +08:00
|
|
|
#define ARM64_NCAPS 54
|
2016-11-04 02:34:34 +08:00
|
|
|
|
|
|
|
|
#endif /* __ASM_CPUCAPS_H */
|
