2016-01-05 09:07:14 +08:00
|
|
|
Rockchip EMMC PHY
|
|
|
|
-----------------------
|
|
|
|
|
|
|
|
Required properties:
|
|
|
|
- compatible: rockchip,rk3399-emmc-phy
|
|
|
|
- #phy-cells: must be 0
|
2016-03-25 05:29:03 +08:00
|
|
|
- reg: PHY register address offset and length in "general
|
2016-01-05 09:07:14 +08:00
|
|
|
register files"
|
|
|
|
|
2016-06-21 01:56:51 +08:00
|
|
|
Optional clocks using the clock bindings (see ../clock/clock-bindings.txt),
|
|
|
|
specified by name:
|
|
|
|
- clock-names: Should contain "emmcclk". Although this is listed as optional
|
|
|
|
(because most boards can get basic functionality without having
|
|
|
|
access to it), it is strongly suggested.
|
|
|
|
- clocks: Should have a phandle to the card clock exported by the SDHCI driver.
|
|
|
|
|
2016-01-05 09:07:14 +08:00
|
|
|
Example:
|
|
|
|
|
2016-03-25 05:29:02 +08:00
|
|
|
|
|
|
|
grf: syscon@ff770000 {
|
|
|
|
compatible = "rockchip,rk3399-grf", "syscon", "simple-mfd";
|
2016-03-25 05:29:03 +08:00
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
2016-03-25 05:29:02 +08:00
|
|
|
|
|
|
|
...
|
|
|
|
|
|
|
|
emmcphy: phy@f780 {
|
|
|
|
compatible = "rockchip,rk3399-emmc-phy";
|
2016-03-25 05:29:03 +08:00
|
|
|
reg = <0xf780 0x20>;
|
2016-06-21 01:56:51 +08:00
|
|
|
clocks = <&sdhci>;
|
|
|
|
clock-names = "emmcclk";
|
2016-03-25 05:29:02 +08:00
|
|
|
#phy-cells = <0>;
|
|
|
|
};
|
2016-01-05 09:07:14 +08:00
|
|
|
};
|