2005-04-17 06:20:36 +08:00
|
|
|
/* sun4m_irq.c
|
|
|
|
* arch/sparc/kernel/sun4m_irq.c:
|
|
|
|
*
|
|
|
|
* djhr: Hacked out of irq.c into a CPU dependent version.
|
|
|
|
*
|
|
|
|
* Copyright (C) 1995 David S. Miller (davem@caip.rutgers.edu)
|
|
|
|
* Copyright (C) 1995 Miguel de Icaza (miguel@nuclecu.unam.mx)
|
|
|
|
* Copyright (C) 1995 Pete A. Zaitcev (zaitcev@yahoo.com)
|
|
|
|
* Copyright (C) 1996 Dave Redman (djhr@tadpole.co.uk)
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/errno.h>
|
|
|
|
#include <linux/linkage.h>
|
|
|
|
#include <linux/kernel_stat.h>
|
|
|
|
#include <linux/signal.h>
|
|
|
|
#include <linux/sched.h>
|
|
|
|
#include <linux/ptrace.h>
|
|
|
|
#include <linux/smp.h>
|
|
|
|
#include <linux/interrupt.h>
|
|
|
|
#include <linux/slab.h>
|
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/ioport.h>
|
2008-08-27 19:05:35 +08:00
|
|
|
#include <linux/of.h>
|
|
|
|
#include <linux/of_device.h>
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
#include <asm/ptrace.h>
|
|
|
|
#include <asm/processor.h>
|
|
|
|
#include <asm/system.h>
|
|
|
|
#include <asm/psr.h>
|
|
|
|
#include <asm/vaddrs.h>
|
|
|
|
#include <asm/timer.h>
|
|
|
|
#include <asm/openprom.h>
|
|
|
|
#include <asm/oplib.h>
|
|
|
|
#include <asm/traps.h>
|
|
|
|
#include <asm/pgalloc.h>
|
|
|
|
#include <asm/pgtable.h>
|
|
|
|
#include <asm/smp.h>
|
|
|
|
#include <asm/irq.h>
|
|
|
|
#include <asm/io.h>
|
|
|
|
#include <asm/cacheflush.h>
|
|
|
|
|
2007-07-22 10:18:57 +08:00
|
|
|
#include "irq.h"
|
|
|
|
|
2008-09-20 12:17:43 +08:00
|
|
|
struct sun4m_irq_percpu {
|
|
|
|
u32 pending;
|
|
|
|
u32 clear;
|
|
|
|
u32 set;
|
2007-07-22 10:18:57 +08:00
|
|
|
};
|
|
|
|
|
2008-09-20 12:17:43 +08:00
|
|
|
struct sun4m_irq_global {
|
|
|
|
u32 pending;
|
|
|
|
u32 mask;
|
|
|
|
u32 mask_clear;
|
|
|
|
u32 mask_set;
|
|
|
|
u32 interrupt_target;
|
2007-07-22 10:18:57 +08:00
|
|
|
};
|
|
|
|
|
2008-09-20 12:17:43 +08:00
|
|
|
/* Code in entry.S needs to get at these register mappings. */
|
|
|
|
struct sun4m_irq_percpu __iomem *sun4m_irq_percpu[SUN4M_NCPUS];
|
|
|
|
struct sun4m_irq_global __iomem *sun4m_irq_global;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2007-07-22 10:18:57 +08:00
|
|
|
/* Dave Redman (djhr@tadpole.co.uk)
|
|
|
|
* The sun4m interrupt registers.
|
|
|
|
*/
|
|
|
|
#define SUN4M_INT_ENABLE 0x80000000
|
|
|
|
#define SUN4M_INT_E14 0x00000080
|
|
|
|
#define SUN4M_INT_E10 0x00080000
|
|
|
|
|
|
|
|
#define SUN4M_HARD_INT(x) (0x000000001 << (x))
|
|
|
|
#define SUN4M_SOFT_INT(x) (0x000010000 << (x))
|
|
|
|
|
|
|
|
#define SUN4M_INT_MASKALL 0x80000000 /* mask all interrupts */
|
|
|
|
#define SUN4M_INT_MODULE_ERR 0x40000000 /* module error */
|
|
|
|
#define SUN4M_INT_M2S_WRITE 0x20000000 /* write buffer error */
|
|
|
|
#define SUN4M_INT_ECC 0x10000000 /* ecc memory error */
|
|
|
|
#define SUN4M_INT_FLOPPY 0x00400000 /* floppy disk */
|
|
|
|
#define SUN4M_INT_MODULE 0x00200000 /* module interrupt */
|
|
|
|
#define SUN4M_INT_VIDEO 0x00100000 /* onboard video */
|
|
|
|
#define SUN4M_INT_REALTIME 0x00080000 /* system timer */
|
|
|
|
#define SUN4M_INT_SCSI 0x00040000 /* onboard scsi */
|
|
|
|
#define SUN4M_INT_AUDIO 0x00020000 /* audio/isdn */
|
|
|
|
#define SUN4M_INT_ETHERNET 0x00010000 /* onboard ethernet */
|
|
|
|
#define SUN4M_INT_SERIAL 0x00008000 /* serial ports */
|
|
|
|
#define SUN4M_INT_KBDMS 0x00004000 /* keyboard/mouse */
|
|
|
|
#define SUN4M_INT_SBUSBITS 0x00003F80 /* sbus int bits */
|
|
|
|
|
|
|
|
#define SUN4M_INT_SBUS(x) (1 << (x+7))
|
|
|
|
#define SUN4M_INT_VME(x) (1 << (x))
|
|
|
|
|
2005-04-17 06:20:36 +08:00
|
|
|
/* These tables only apply for interrupts greater than 15..
|
|
|
|
*
|
|
|
|
* any intr value below 0x10 is considered to be a soft-int
|
|
|
|
* this may be useful or it may not.. but that's how I've done it.
|
|
|
|
* and it won't clash with what OBP is telling us about devices.
|
|
|
|
*
|
|
|
|
* take an encoded intr value and lookup if it's valid
|
|
|
|
* then get the mask bits that match from irq_mask
|
|
|
|
*
|
|
|
|
* P3: Translation from irq 0x0d to mask 0x2000 is for MrCoffee.
|
|
|
|
*/
|
|
|
|
static unsigned char irq_xlate[32] = {
|
|
|
|
/* 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, a, b, c, d, e, f */
|
|
|
|
0, 0, 0, 0, 1, 0, 2, 0, 3, 0, 4, 5, 6, 14, 0, 7,
|
|
|
|
0, 0, 8, 9, 0, 10, 0, 11, 0, 12, 0, 13, 0, 14, 0, 0
|
|
|
|
};
|
|
|
|
|
|
|
|
static unsigned long irq_mask[] = {
|
|
|
|
0, /* illegal index */
|
|
|
|
SUN4M_INT_SCSI, /* 1 irq 4 */
|
|
|
|
SUN4M_INT_ETHERNET, /* 2 irq 6 */
|
|
|
|
SUN4M_INT_VIDEO, /* 3 irq 8 */
|
|
|
|
SUN4M_INT_REALTIME, /* 4 irq 10 */
|
|
|
|
SUN4M_INT_FLOPPY, /* 5 irq 11 */
|
|
|
|
(SUN4M_INT_SERIAL | SUN4M_INT_KBDMS), /* 6 irq 12 */
|
|
|
|
SUN4M_INT_MODULE_ERR, /* 7 irq 15 */
|
|
|
|
SUN4M_INT_SBUS(0), /* 8 irq 2 */
|
|
|
|
SUN4M_INT_SBUS(1), /* 9 irq 3 */
|
|
|
|
SUN4M_INT_SBUS(2), /* 10 irq 5 */
|
|
|
|
SUN4M_INT_SBUS(3), /* 11 irq 7 */
|
|
|
|
SUN4M_INT_SBUS(4), /* 12 irq 9 */
|
|
|
|
SUN4M_INT_SBUS(5), /* 13 irq 11 */
|
|
|
|
SUN4M_INT_SBUS(6) /* 14 irq 13 */
|
|
|
|
};
|
|
|
|
|
2008-06-06 02:40:58 +08:00
|
|
|
static unsigned long sun4m_get_irqmask(unsigned int irq)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
|
|
|
unsigned long mask;
|
|
|
|
|
|
|
|
if (irq > 0x20) {
|
|
|
|
/* OBIO/SBUS interrupts */
|
|
|
|
irq &= 0x1f;
|
|
|
|
mask = irq_mask[irq_xlate[irq]];
|
|
|
|
if (!mask)
|
|
|
|
printk("sun4m_get_irqmask: IRQ%d has no valid mask!\n",irq);
|
|
|
|
} else {
|
|
|
|
/* Soft Interrupts will come here.
|
|
|
|
* Currently there is no way to trigger them but I'm sure
|
|
|
|
* something could be cooked up.
|
|
|
|
*/
|
|
|
|
irq &= 0xf;
|
|
|
|
mask = SUN4M_SOFT_INT(irq);
|
|
|
|
}
|
|
|
|
return mask;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void sun4m_disable_irq(unsigned int irq_nr)
|
|
|
|
{
|
|
|
|
unsigned long mask, flags;
|
|
|
|
int cpu = smp_processor_id();
|
|
|
|
|
|
|
|
mask = sun4m_get_irqmask(irq_nr);
|
|
|
|
local_irq_save(flags);
|
|
|
|
if (irq_nr > 15)
|
2008-09-20 12:17:43 +08:00
|
|
|
sbus_writel(mask, &sun4m_irq_global->mask_set);
|
2005-04-17 06:20:36 +08:00
|
|
|
else
|
2008-09-20 12:17:43 +08:00
|
|
|
sbus_writel(mask, &sun4m_irq_percpu[cpu]->set);
|
2005-04-17 06:20:36 +08:00
|
|
|
local_irq_restore(flags);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void sun4m_enable_irq(unsigned int irq_nr)
|
|
|
|
{
|
|
|
|
unsigned long mask, flags;
|
|
|
|
int cpu = smp_processor_id();
|
|
|
|
|
|
|
|
/* Dreadful floppy hack. When we use 0x2b instead of
|
|
|
|
* 0x0b the system blows (it starts to whistle!).
|
|
|
|
* So we continue to use 0x0b. Fixme ASAP. --P3
|
|
|
|
*/
|
|
|
|
if (irq_nr != 0x0b) {
|
|
|
|
mask = sun4m_get_irqmask(irq_nr);
|
|
|
|
local_irq_save(flags);
|
|
|
|
if (irq_nr > 15)
|
2008-09-20 12:17:43 +08:00
|
|
|
sbus_writel(mask, &sun4m_irq_global->mask_clear);
|
2005-04-17 06:20:36 +08:00
|
|
|
else
|
2008-09-20 12:17:43 +08:00
|
|
|
sbus_writel(mask, &sun4m_irq_percpu[cpu]->clear);
|
2005-04-17 06:20:36 +08:00
|
|
|
local_irq_restore(flags);
|
|
|
|
} else {
|
|
|
|
local_irq_save(flags);
|
2008-09-20 12:17:43 +08:00
|
|
|
sbus_writel(SUN4M_INT_FLOPPY, &sun4m_irq_global->mask_clear);
|
2005-04-17 06:20:36 +08:00
|
|
|
local_irq_restore(flags);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static unsigned long cpu_pil_to_imask[16] = {
|
|
|
|
/*0*/ 0x00000000,
|
|
|
|
/*1*/ 0x00000000,
|
|
|
|
/*2*/ SUN4M_INT_SBUS(0) | SUN4M_INT_VME(0),
|
|
|
|
/*3*/ SUN4M_INT_SBUS(1) | SUN4M_INT_VME(1),
|
|
|
|
/*4*/ SUN4M_INT_SCSI,
|
|
|
|
/*5*/ SUN4M_INT_SBUS(2) | SUN4M_INT_VME(2),
|
|
|
|
/*6*/ SUN4M_INT_ETHERNET,
|
|
|
|
/*7*/ SUN4M_INT_SBUS(3) | SUN4M_INT_VME(3),
|
|
|
|
/*8*/ SUN4M_INT_VIDEO,
|
|
|
|
/*9*/ SUN4M_INT_SBUS(4) | SUN4M_INT_VME(4) | SUN4M_INT_MODULE_ERR,
|
|
|
|
/*10*/ SUN4M_INT_REALTIME,
|
|
|
|
/*11*/ SUN4M_INT_SBUS(5) | SUN4M_INT_VME(5) | SUN4M_INT_FLOPPY,
|
|
|
|
/*12*/ SUN4M_INT_SERIAL | SUN4M_INT_KBDMS,
|
|
|
|
/*13*/ SUN4M_INT_AUDIO,
|
|
|
|
/*14*/ SUN4M_INT_E14,
|
|
|
|
/*15*/ 0x00000000
|
|
|
|
};
|
|
|
|
|
|
|
|
/* We assume the caller has disabled local interrupts when these are called,
|
|
|
|
* or else very bizarre behavior will result.
|
|
|
|
*/
|
|
|
|
static void sun4m_disable_pil_irq(unsigned int pil)
|
|
|
|
{
|
2008-09-20 12:17:43 +08:00
|
|
|
sbus_writel(cpu_pil_to_imask[pil], &sun4m_irq_global->mask_set);
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
static void sun4m_enable_pil_irq(unsigned int pil)
|
|
|
|
{
|
2008-09-20 12:17:43 +08:00
|
|
|
sbus_writel(cpu_pil_to_imask[pil], &sun4m_irq_global->mask_clear);
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
#ifdef CONFIG_SMP
|
|
|
|
static void sun4m_send_ipi(int cpu, int level)
|
|
|
|
{
|
2008-09-20 12:17:43 +08:00
|
|
|
unsigned long mask = sun4m_get_irqmask(level);
|
|
|
|
sbus_writel(mask, &sun4m_irq_percpu[cpu]->set);
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
static void sun4m_clear_ipi(int cpu, int level)
|
|
|
|
{
|
2008-09-20 12:17:43 +08:00
|
|
|
unsigned long mask = sun4m_get_irqmask(level);
|
|
|
|
sbus_writel(mask, &sun4m_irq_percpu[cpu]->clear);
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
static void sun4m_set_udt(int cpu)
|
|
|
|
{
|
2008-09-20 12:17:43 +08:00
|
|
|
sbus_writel(cpu, &sun4m_irq_global->interrupt_target);
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2008-09-12 14:08:30 +08:00
|
|
|
struct sun4m_timer_percpu {
|
|
|
|
u32 l14_limit;
|
|
|
|
u32 l14_count;
|
|
|
|
u32 l14_limit_noclear;
|
|
|
|
u32 user_timer_start_stop;
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct sun4m_timer_percpu __iomem *timers_percpu[SUN4M_NCPUS];
|
|
|
|
|
|
|
|
struct sun4m_timer_global {
|
|
|
|
u32 l10_limit;
|
|
|
|
u32 l10_count;
|
|
|
|
u32 l10_limit_noclear;
|
|
|
|
u32 reserved;
|
|
|
|
u32 timer_config;
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct sun4m_timer_global __iomem *timers_global;
|
|
|
|
|
2005-04-17 06:20:36 +08:00
|
|
|
#define OBIO_INTR 0x20
|
|
|
|
#define TIMER_IRQ (OBIO_INTR | 10)
|
|
|
|
|
|
|
|
unsigned int lvl14_resolution = (((1000000/HZ) + 1) << 10);
|
|
|
|
|
|
|
|
static void sun4m_clear_clock_irq(void)
|
|
|
|
{
|
2008-09-12 14:08:30 +08:00
|
|
|
sbus_readl(&timers_global->l10_limit);
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
2008-09-14 13:07:56 +08:00
|
|
|
/* Exported for sun4m_smp.c */
|
|
|
|
void sun4m_clear_profile_irq(int cpu)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
2008-09-12 14:08:30 +08:00
|
|
|
sbus_readl(&timers_percpu[cpu]->l14_limit);
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
static void sun4m_load_profile_irq(int cpu, unsigned int limit)
|
|
|
|
{
|
2008-09-12 14:08:30 +08:00
|
|
|
sbus_writel(limit, &timers_percpu[cpu]->l14_limit);
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
2006-10-09 19:19:47 +08:00
|
|
|
static void __init sun4m_init_timers(irq_handler_t counter_fn)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
2008-09-12 14:08:30 +08:00
|
|
|
struct device_node *dp = of_find_node_by_name(NULL, "counter");
|
|
|
|
int i, err, len, num_cpu_timers;
|
|
|
|
const u32 *addr;
|
|
|
|
|
|
|
|
if (!dp) {
|
|
|
|
printk(KERN_ERR "sun4m_init_timers: No 'counter' node.\n");
|
|
|
|
return;
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
2008-09-12 14:08:30 +08:00
|
|
|
|
|
|
|
addr = of_get_property(dp, "address", &len);
|
|
|
|
if (!addr) {
|
|
|
|
printk(KERN_ERR "sun4m_init_timers: No 'address' prop.\n");
|
|
|
|
return;
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
2008-09-12 14:08:30 +08:00
|
|
|
num_cpu_timers = (len / sizeof(u32)) - 1;
|
|
|
|
for (i = 0; i < num_cpu_timers; i++) {
|
|
|
|
timers_percpu[i] = (void __iomem *)
|
|
|
|
(unsigned long) addr[i];
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
2008-09-12 14:08:30 +08:00
|
|
|
timers_global = (void __iomem *)
|
|
|
|
(unsigned long) addr[num_cpu_timers];
|
|
|
|
|
|
|
|
sbus_writel((((1000000/HZ) + 1) << 10), &timers_global->l10_limit);
|
|
|
|
|
|
|
|
master_l10_counter = &timers_global->l10_count;
|
|
|
|
|
|
|
|
err = request_irq(TIMER_IRQ, counter_fn,
|
|
|
|
(IRQF_DISABLED | SA_STATIC_ALLOC), "timer", NULL);
|
|
|
|
if (err) {
|
|
|
|
printk(KERN_ERR "sun4m_init_timers: Register IRQ error %d.\n",
|
|
|
|
err);
|
|
|
|
return;
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
2008-09-12 14:08:30 +08:00
|
|
|
|
|
|
|
for (i = 0; i < num_cpu_timers; i++)
|
|
|
|
sbus_writel(0, &timers_percpu[i]->l14_limit);
|
|
|
|
if (num_cpu_timers == 4)
|
2008-09-20 12:17:43 +08:00
|
|
|
sbus_writel(SUN4M_INT_E14, &sun4m_irq_global->mask_set);
|
2008-09-12 14:08:30 +08:00
|
|
|
|
2005-04-17 06:20:36 +08:00
|
|
|
#ifdef CONFIG_SMP
|
|
|
|
{
|
|
|
|
unsigned long flags;
|
|
|
|
extern unsigned long lvl14_save[4];
|
|
|
|
struct tt_entry *trap_table = &sparc_ttable[SP_TRAP_IRQ1 + (14 - 1)];
|
|
|
|
|
|
|
|
/* For SMP we use the level 14 ticker, however the bootup code
|
2007-05-12 04:51:23 +08:00
|
|
|
* has copied the firmware's level 14 vector into the boot cpu's
|
2005-04-17 06:20:36 +08:00
|
|
|
* trap table, we must fix this now or we get squashed.
|
|
|
|
*/
|
|
|
|
local_irq_save(flags);
|
|
|
|
trap_table->inst_one = lvl14_save[0];
|
|
|
|
trap_table->inst_two = lvl14_save[1];
|
|
|
|
trap_table->inst_three = lvl14_save[2];
|
|
|
|
trap_table->inst_four = lvl14_save[3];
|
|
|
|
local_flush_cache_all();
|
|
|
|
local_irq_restore(flags);
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
}
|
|
|
|
|
|
|
|
void __init sun4m_init_IRQ(void)
|
|
|
|
{
|
2008-09-20 12:17:43 +08:00
|
|
|
struct device_node *dp = of_find_node_by_name(NULL, "interrupt");
|
|
|
|
int len, i, mid, num_cpu_iregs;
|
|
|
|
const u32 *addr;
|
|
|
|
|
|
|
|
if (!dp) {
|
|
|
|
printk(KERN_ERR "sun4m_init_IRQ: No 'interrupt' node.\n");
|
|
|
|
return;
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
2008-09-20 12:17:43 +08:00
|
|
|
|
|
|
|
addr = of_get_property(dp, "address", &len);
|
|
|
|
if (!addr) {
|
|
|
|
printk(KERN_ERR "sun4m_init_IRQ: No 'address' prop.\n");
|
|
|
|
return;
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
2008-09-20 12:17:43 +08:00
|
|
|
num_cpu_iregs = (len / sizeof(u32)) - 1;
|
|
|
|
for (i = 0; i < num_cpu_iregs; i++) {
|
|
|
|
sun4m_irq_percpu[i] = (void __iomem *)
|
|
|
|
(unsigned long) addr[i];
|
|
|
|
}
|
|
|
|
sun4m_irq_global = (void __iomem *)
|
|
|
|
(unsigned long) addr[num_cpu_iregs];
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2008-09-20 12:17:43 +08:00
|
|
|
local_irq_disable();
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2008-09-20 12:17:43 +08:00
|
|
|
sbus_writel(~SUN4M_INT_MASKALL, &sun4m_irq_global->mask_set);
|
2005-04-17 06:20:36 +08:00
|
|
|
for (i = 0; !cpu_find_by_instance(i, NULL, &mid); i++)
|
2008-09-20 12:17:43 +08:00
|
|
|
sbus_writel(~0x17fff, &sun4m_irq_percpu[mid]->clear);
|
|
|
|
|
2008-09-14 13:48:41 +08:00
|
|
|
if (num_cpu_iregs == 4)
|
2008-09-20 12:17:43 +08:00
|
|
|
sbus_writel(0, &sun4m_irq_global->interrupt_target);
|
2008-09-14 13:48:41 +08:00
|
|
|
|
2005-04-17 06:20:36 +08:00
|
|
|
BTFIXUPSET_CALL(enable_irq, sun4m_enable_irq, BTFIXUPCALL_NORM);
|
|
|
|
BTFIXUPSET_CALL(disable_irq, sun4m_disable_irq, BTFIXUPCALL_NORM);
|
|
|
|
BTFIXUPSET_CALL(enable_pil_irq, sun4m_enable_pil_irq, BTFIXUPCALL_NORM);
|
|
|
|
BTFIXUPSET_CALL(disable_pil_irq, sun4m_disable_pil_irq, BTFIXUPCALL_NORM);
|
|
|
|
BTFIXUPSET_CALL(clear_clock_irq, sun4m_clear_clock_irq, BTFIXUPCALL_NORM);
|
|
|
|
BTFIXUPSET_CALL(load_profile_irq, sun4m_load_profile_irq, BTFIXUPCALL_NORM);
|
|
|
|
sparc_init_timers = sun4m_init_timers;
|
|
|
|
#ifdef CONFIG_SMP
|
|
|
|
BTFIXUPSET_CALL(set_cpu_int, sun4m_send_ipi, BTFIXUPCALL_NORM);
|
|
|
|
BTFIXUPSET_CALL(clear_cpu_int, sun4m_clear_ipi, BTFIXUPCALL_NORM);
|
|
|
|
BTFIXUPSET_CALL(set_irq_udt, sun4m_set_udt, BTFIXUPCALL_NORM);
|
|
|
|
#endif
|
2008-09-20 12:17:43 +08:00
|
|
|
|
2005-04-17 06:20:36 +08:00
|
|
|
/* Cannot enable interrupts until OBP ticker is disabled. */
|
|
|
|
}
|