2008-03-18 16:22:06 +08:00
|
|
|
/*
|
|
|
|
* linux/arch/arm/mach-omap2/clock.h
|
|
|
|
*
|
2009-12-09 07:21:29 +08:00
|
|
|
* Copyright (C) 2005-2009 Texas Instruments, Inc.
|
2011-02-26 06:39:28 +08:00
|
|
|
* Copyright (C) 2004-2011 Nokia Corporation
|
2008-03-18 16:22:06 +08:00
|
|
|
*
|
2008-03-18 17:56:39 +08:00
|
|
|
* Contacts:
|
|
|
|
* Richard Woodruff <r-woodruff2@ti.com>
|
2008-03-18 16:22:06 +08:00
|
|
|
* Paul Walmsley
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __ARCH_ARM_MACH_OMAP2_CLOCK_H
|
|
|
|
#define __ARCH_ARM_MACH_OMAP2_CLOCK_H
|
|
|
|
|
2011-07-10 19:57:06 +08:00
|
|
|
#include <linux/kernel.h>
|
2012-09-28 00:33:34 +08:00
|
|
|
#include <linux/list.h>
|
|
|
|
|
2012-09-28 00:33:35 +08:00
|
|
|
#include <linux/clkdev.h>
|
2012-11-08 05:14:47 +08:00
|
|
|
#include <linux/clk-provider.h>
|
2013-06-12 21:04:34 +08:00
|
|
|
#include <linux/clk/ti.h>
|
2012-09-28 00:33:35 +08:00
|
|
|
|
|
|
|
struct omap_clk {
|
|
|
|
u16 cpu;
|
|
|
|
struct clk_lookup lk;
|
|
|
|
};
|
|
|
|
|
2013-03-18 23:57:39 +08:00
|
|
|
#define CLK(dev, con, ck) \
|
2012-09-28 00:33:35 +08:00
|
|
|
{ \
|
|
|
|
.lk = { \
|
|
|
|
.dev_id = dev, \
|
|
|
|
.con_id = con, \
|
|
|
|
.clk = ck, \
|
|
|
|
}, \
|
|
|
|
}
|
|
|
|
|
2012-11-11 07:58:40 +08:00
|
|
|
struct clockdomain;
|
|
|
|
|
2012-09-17 00:45:54 +08:00
|
|
|
#define DEFINE_STRUCT_CLK(_name, _parent_array_name, _clkops_name) \
|
|
|
|
static struct clk _name = { \
|
|
|
|
.name = #_name, \
|
|
|
|
.hw = &_name##_hw.hw, \
|
|
|
|
.parent_names = _parent_array_name, \
|
|
|
|
.num_parents = ARRAY_SIZE(_parent_array_name), \
|
|
|
|
.ops = &_clkops_name, \
|
|
|
|
};
|
|
|
|
|
2013-01-23 19:42:05 +08:00
|
|
|
#define DEFINE_STRUCT_CLK_FLAGS(_name, _parent_array_name, \
|
|
|
|
_clkops_name, _flags) \
|
|
|
|
static struct clk _name = { \
|
|
|
|
.name = #_name, \
|
|
|
|
.hw = &_name##_hw.hw, \
|
|
|
|
.parent_names = _parent_array_name, \
|
|
|
|
.num_parents = ARRAY_SIZE(_parent_array_name), \
|
|
|
|
.ops = &_clkops_name, \
|
|
|
|
.flags = _flags, \
|
|
|
|
};
|
|
|
|
|
2012-09-17 00:45:54 +08:00
|
|
|
#define DEFINE_STRUCT_CLK_HW_OMAP(_name, _clkdm_name) \
|
|
|
|
static struct clk_hw_omap _name##_hw = { \
|
|
|
|
.hw = { \
|
|
|
|
.clk = &_name, \
|
|
|
|
}, \
|
|
|
|
.clkdm_name = _clkdm_name, \
|
|
|
|
};
|
|
|
|
|
|
|
|
#define DEFINE_CLK_OMAP_MUX(_name, _clkdm_name, _clksel, \
|
|
|
|
_clksel_reg, _clksel_mask, \
|
|
|
|
_parent_names, _ops) \
|
|
|
|
static struct clk _name; \
|
|
|
|
static struct clk_hw_omap _name##_hw = { \
|
|
|
|
.hw = { \
|
|
|
|
.clk = &_name, \
|
|
|
|
}, \
|
|
|
|
.clksel = _clksel, \
|
|
|
|
.clksel_reg = _clksel_reg, \
|
|
|
|
.clksel_mask = _clksel_mask, \
|
|
|
|
.clkdm_name = _clkdm_name, \
|
|
|
|
}; \
|
|
|
|
DEFINE_STRUCT_CLK(_name, _parent_names, _ops);
|
|
|
|
|
|
|
|
#define DEFINE_CLK_OMAP_MUX_GATE(_name, _clkdm_name, _clksel, \
|
|
|
|
_clksel_reg, _clksel_mask, \
|
|
|
|
_enable_reg, _enable_bit, \
|
|
|
|
_hwops, _parent_names, _ops) \
|
|
|
|
static struct clk _name; \
|
|
|
|
static struct clk_hw_omap _name##_hw = { \
|
|
|
|
.hw = { \
|
|
|
|
.clk = &_name, \
|
|
|
|
}, \
|
|
|
|
.ops = _hwops, \
|
|
|
|
.enable_reg = _enable_reg, \
|
|
|
|
.enable_bit = _enable_bit, \
|
|
|
|
.clksel = _clksel, \
|
|
|
|
.clksel_reg = _clksel_reg, \
|
|
|
|
.clksel_mask = _clksel_mask, \
|
|
|
|
.clkdm_name = _clkdm_name, \
|
|
|
|
}; \
|
|
|
|
DEFINE_STRUCT_CLK(_name, _parent_names, _ops);
|
|
|
|
|
2012-09-28 00:33:34 +08:00
|
|
|
/* struct clksel_rate.flags possibilities */
|
|
|
|
#define RATE_IN_242X (1 << 0)
|
|
|
|
#define RATE_IN_243X (1 << 1)
|
|
|
|
#define RATE_IN_3430ES1 (1 << 2) /* 3430ES1 rates only */
|
|
|
|
#define RATE_IN_3430ES2PLUS (1 << 3) /* 3430 ES >= 2 rates only */
|
|
|
|
#define RATE_IN_36XX (1 << 4)
|
|
|
|
#define RATE_IN_4430 (1 << 5)
|
|
|
|
#define RATE_IN_TI816X (1 << 6)
|
|
|
|
#define RATE_IN_4460 (1 << 7)
|
|
|
|
#define RATE_IN_AM33XX (1 << 8)
|
|
|
|
#define RATE_IN_TI814X (1 << 9)
|
|
|
|
|
|
|
|
#define RATE_IN_24XX (RATE_IN_242X | RATE_IN_243X)
|
|
|
|
#define RATE_IN_34XX (RATE_IN_3430ES1 | RATE_IN_3430ES2PLUS)
|
|
|
|
#define RATE_IN_3XXX (RATE_IN_34XX | RATE_IN_36XX)
|
|
|
|
#define RATE_IN_44XX (RATE_IN_4430 | RATE_IN_4460)
|
|
|
|
|
|
|
|
/* RATE_IN_3430ES2PLUS_36XX includes 34xx/35xx with ES >=2, and all 36xx/37xx */
|
|
|
|
#define RATE_IN_3430ES2PLUS_36XX (RATE_IN_3430ES2PLUS | RATE_IN_36XX)
|
|
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
* struct clksel_rate - register bitfield values corresponding to clk divisors
|
|
|
|
* @val: register bitfield value (shifted to bit 0)
|
|
|
|
* @div: clock divisor corresponding to @val
|
|
|
|
* @flags: (see "struct clksel_rate.flags possibilities" above)
|
|
|
|
*
|
|
|
|
* @val should match the value of a read from struct clk.clksel_reg
|
|
|
|
* AND'ed with struct clk.clksel_mask, shifted right to bit 0.
|
|
|
|
*
|
|
|
|
* @div is the divisor that should be applied to the parent clock's rate
|
|
|
|
* to produce the current clock's rate.
|
|
|
|
*/
|
|
|
|
struct clksel_rate {
|
|
|
|
u32 val;
|
|
|
|
u8 div;
|
|
|
|
u16 flags;
|
|
|
|
};
|
|
|
|
|
|
|
|
/**
|
|
|
|
* struct clksel - available parent clocks, and a pointer to their divisors
|
|
|
|
* @parent: struct clk * to a possible parent clock
|
|
|
|
* @rates: available divisors for this parent clock
|
|
|
|
*
|
|
|
|
* A struct clksel is always associated with one or more struct clks
|
|
|
|
* and one or more struct clksel_rates.
|
|
|
|
*/
|
|
|
|
struct clksel {
|
|
|
|
struct clk *parent;
|
|
|
|
const struct clksel_rate *rates;
|
|
|
|
};
|
|
|
|
|
[ARM] omap: add support for bypassing DPLLs
This roughly corresponds with OMAP commits: 7d06c48, 3241b19,
88b5d9b, 18a5500, 9c909ac, 5c6497b, 8b1f0bd, 2ac1da8.
For both OMAP2 and OMAP3, we note the reference and bypass clocks in
the DPLL data structure. Whenever we modify the DPLL rate, we first
ensure that both the reference and bypass clocks are enabled. Then,
we decide whether to use the reference and DPLL, or the bypass clock
if the desired rate is identical to the bypass rate, and program the
DPLL appropriately. Finally, we update the clock's parent, and then
disable the unused clocks.
This keeps the parents correctly balanced, and more importantly ensures
that the bypass clock is running whenever we reprogram the DPLL. This
is especially important because the procedure for reprogramming the DPLL
involves switching to the bypass clock.
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
2009-02-19 21:29:22 +08:00
|
|
|
/* CM_CLKSEL2_PLL.CORE_CLK_SRC bits (2XXX) */
|
|
|
|
#define CORE_CLK_SRC_32K 0x0
|
|
|
|
#define CORE_CLK_SRC_DPLL 0x1
|
|
|
|
#define CORE_CLK_SRC_DPLL_X2 0x2
|
|
|
|
|
|
|
|
/* OMAP2xxx CM_CLKEN_PLL.EN_DPLL bits - for omap2_get_dpll_rate() */
|
|
|
|
#define OMAP2XXX_EN_DPLL_LPBYPASS 0x1
|
|
|
|
#define OMAP2XXX_EN_DPLL_FRBYPASS 0x2
|
|
|
|
#define OMAP2XXX_EN_DPLL_LOCKED 0x3
|
|
|
|
|
|
|
|
/* OMAP3xxx CM_CLKEN_PLL*.EN_*_DPLL bits - for omap2_get_dpll_rate() */
|
|
|
|
#define OMAP3XXX_EN_DPLL_LPBYPASS 0x5
|
|
|
|
#define OMAP3XXX_EN_DPLL_FRBYPASS 0x6
|
|
|
|
#define OMAP3XXX_EN_DPLL_LOCKED 0x7
|
|
|
|
|
2009-12-09 09:47:16 +08:00
|
|
|
/* OMAP4xxx CM_CLKMODE_DPLL*.EN_*_DPLL bits - for omap2_get_dpll_rate() */
|
|
|
|
#define OMAP4XXX_EN_DPLL_MNBYPASS 0x4
|
|
|
|
#define OMAP4XXX_EN_DPLL_LPBYPASS 0x5
|
|
|
|
#define OMAP4XXX_EN_DPLL_FRBYPASS 0x6
|
|
|
|
#define OMAP4XXX_EN_DPLL_LOCKED 0x7
|
|
|
|
|
2012-11-11 07:58:41 +08:00
|
|
|
u32 omap3_dpll_autoidle_read(struct clk_hw_omap *clk);
|
|
|
|
void omap3_dpll_allow_idle(struct clk_hw_omap *clk);
|
|
|
|
void omap3_dpll_deny_idle(struct clk_hw_omap *clk);
|
|
|
|
int omap4_dpllmx_gatectrl_read(struct clk_hw_omap *clk);
|
|
|
|
void omap4_dpllmx_allow_gatectrl(struct clk_hw_omap *clk);
|
|
|
|
void omap4_dpllmx_deny_gatectrl(struct clk_hw_omap *clk);
|
2008-03-18 16:22:06 +08:00
|
|
|
|
2011-07-10 19:57:06 +08:00
|
|
|
void __init omap2_clk_disable_clkdm_control(void);
|
2010-05-19 08:40:24 +08:00
|
|
|
|
|
|
|
/* clkt_clksel.c public functions */
|
2012-11-11 07:58:41 +08:00
|
|
|
u32 omap2_clksel_round_rate_div(struct clk_hw_omap *clk,
|
|
|
|
unsigned long target_rate,
|
|
|
|
u32 *new_div);
|
|
|
|
u8 omap2_clksel_find_parent_index(struct clk_hw *hw);
|
|
|
|
unsigned long omap2_clksel_recalc(struct clk_hw *hw, unsigned long parent_rate);
|
|
|
|
long omap2_clksel_round_rate(struct clk_hw *hw, unsigned long target_rate,
|
|
|
|
unsigned long *parent_rate);
|
|
|
|
int omap2_clksel_set_rate(struct clk_hw *hw, unsigned long rate,
|
|
|
|
unsigned long parent_rate);
|
|
|
|
int omap2_clksel_set_parent(struct clk_hw *hw, u8 field_val);
|
2010-05-19 08:40:24 +08:00
|
|
|
|
2011-02-26 06:39:28 +08:00
|
|
|
/* clkt_iclk.c public functions */
|
2012-04-27 18:23:48 +08:00
|
|
|
extern void omap2_clkt_iclk_allow_idle(struct clk_hw_omap *clk);
|
|
|
|
extern void omap2_clkt_iclk_deny_idle(struct clk_hw_omap *clk);
|
2011-02-26 06:39:28 +08:00
|
|
|
|
2012-11-11 07:58:41 +08:00
|
|
|
unsigned long omap2_get_dpll_rate(struct clk_hw_omap *clk);
|
2010-05-19 08:40:24 +08:00
|
|
|
|
2012-11-11 07:58:41 +08:00
|
|
|
void omap2_clk_dflt_find_companion(struct clk_hw_omap *clk,
|
|
|
|
void __iomem **other_reg,
|
|
|
|
u8 *other_bit);
|
|
|
|
void omap2_clk_dflt_find_idlest(struct clk_hw_omap *clk,
|
|
|
|
void __iomem **idlest_reg,
|
|
|
|
u8 *idlest_bit, u8 *idlest_val);
|
2012-06-01 16:32:49 +08:00
|
|
|
int omap2_clk_enable_autoidle_all(void);
|
2013-10-12 00:15:32 +08:00
|
|
|
int omap2_clk_allow_idle(struct clk *clk);
|
|
|
|
int omap2_clk_deny_idle(struct clk *clk);
|
2010-02-23 13:09:36 +08:00
|
|
|
int omap2_clk_switch_mpurate_at_boot(const char *mpurate_ck_name);
|
|
|
|
void omap2_clk_print_new_rates(const char *hfclkin_ck_name,
|
|
|
|
const char *core_ck_name,
|
|
|
|
const char *mpu_ck_name);
|
2008-03-18 16:22:06 +08:00
|
|
|
|
2013-10-22 16:47:08 +08:00
|
|
|
u32 omap2_clk_readl(struct clk_hw_omap *clk, void __iomem *reg);
|
|
|
|
void omap2_clk_writel(u32 val, struct clk_hw_omap *clk, void __iomem *reg);
|
|
|
|
|
2011-12-14 02:46:43 +08:00
|
|
|
extern u16 cpu_mask;
|
2009-12-09 07:21:29 +08:00
|
|
|
|
2014-07-02 16:47:39 +08:00
|
|
|
/*
|
|
|
|
* Clock features setup. Used instead of CPU type checks.
|
|
|
|
*/
|
|
|
|
struct ti_clk_features {
|
|
|
|
u32 flags;
|
2014-07-02 16:47:40 +08:00
|
|
|
long fint_min;
|
|
|
|
long fint_max;
|
|
|
|
long fint_band1_max;
|
|
|
|
long fint_band2_min;
|
2014-07-02 16:47:42 +08:00
|
|
|
u8 dpll_bypass_vals;
|
2014-07-02 16:47:44 +08:00
|
|
|
u8 cm_idlest_val;
|
2014-07-02 16:47:39 +08:00
|
|
|
};
|
2014-07-02 16:47:43 +08:00
|
|
|
|
|
|
|
#define TI_CLK_DPLL_HAS_FREQSEL (1 << 0)
|
2014-10-03 21:57:10 +08:00
|
|
|
#define TI_CLK_DPLL4_DENY_REPROGRAM (1 << 1)
|
2014-07-02 16:47:43 +08:00
|
|
|
|
2014-07-02 16:47:39 +08:00
|
|
|
extern struct ti_clk_features ti_clk_features;
|
|
|
|
|
2008-11-05 01:59:52 +08:00
|
|
|
extern const struct clkops clkops_omap2_dflt_wait;
|
2010-02-23 13:09:40 +08:00
|
|
|
extern const struct clkops clkops_dummy;
|
2008-11-05 02:59:32 +08:00
|
|
|
extern const struct clkops clkops_omap2_dflt;
|
2008-11-05 01:59:52 +08:00
|
|
|
|
2009-12-09 07:18:47 +08:00
|
|
|
extern struct clk_functions omap2_clk_functions;
|
|
|
|
|
2009-12-09 07:21:29 +08:00
|
|
|
extern const struct clksel_rate gpt_32k_rates[];
|
|
|
|
extern const struct clksel_rate gpt_sys_rates[];
|
|
|
|
extern const struct clksel_rate gfx_l3_rates[];
|
2011-02-26 06:52:04 +08:00
|
|
|
extern const struct clksel_rate dsp_ick_rates[];
|
2012-11-07 06:41:08 +08:00
|
|
|
extern struct clk dummy_ck;
|
2008-03-18 16:22:06 +08:00
|
|
|
|
2012-11-11 07:58:41 +08:00
|
|
|
extern const struct clk_hw_omap_ops clkhwops_iclk_wait;
|
|
|
|
extern const struct clk_hw_omap_ops clkhwops_wait;
|
2012-04-27 18:23:48 +08:00
|
|
|
extern const struct clk_hw_omap_ops clkhwops_omap3430es2_ssi_wait;
|
|
|
|
extern const struct clk_hw_omap_ops clkhwops_omap3430es2_dss_usbhost_wait;
|
|
|
|
extern const struct clk_hw_omap_ops clkhwops_omap3430es2_hsotgusb_wait;
|
|
|
|
extern const struct clk_hw_omap_ops clkhwops_am35xx_ipss_module_wait;
|
|
|
|
extern const struct clk_hw_omap_ops clkhwops_apll54;
|
|
|
|
extern const struct clk_hw_omap_ops clkhwops_apll96;
|
OMAP3/4 clock: split into per-chip family files
clock34xx_data.c now contains data for the OMAP34xx family, the
OMAP36xx family, and the OMAP3517 family, so rename it to
clock3xxx_data.c. Rename clock34xx.c to clock3xxx.c, and move the
chip family-specific clock functions to clock34xx.c, clock36xx.c, or
clock3517.c, as appropriate. So now "clock3xxx.*" refers to the OMAP3
superset.
The main goal here is to prepare to compile chip family-specific clock
functions only for kernel builds that target that chip family. To get to
that point, we also need to add CONFIG_SOC_* options for those other
chip families; that will be done in future patches, planned for 2.6.35.
OMAP4 is also affected by this. It duplicated the OMAP3 non-CORE DPLL
clkops structure. The OMAP4 variant of this clkops structure has been
removed, and since there was nothing else currently in clock44xx.c, it
too has been removed -- it can always be added back later when there
is some content for it. (The OMAP4 clock autogeneration scripts have been
updated accordingly.)
Signed-off-by: Paul Walmsley <paul@pwsan.com>
Cc: Benoît Cousson <b-cousson@ti.com>
Cc: Rajendra Nayak <rnayak@ti.com>
Cc: Ranjith Lohithakshan <ranjithl@ti.com>
Cc: Tony Lindgren <tony@atomide.com>
2010-02-23 13:09:20 +08:00
|
|
|
|
2012-05-29 17:56:40 +08:00
|
|
|
/* clksel_rate blocks shared between OMAP44xx and AM33xx */
|
|
|
|
extern const struct clksel_rate div_1_0_rates[];
|
2012-11-07 06:41:08 +08:00
|
|
|
extern const struct clksel_rate div3_1to4_rates[];
|
2012-05-29 17:56:40 +08:00
|
|
|
extern const struct clksel_rate div_1_1_rates[];
|
|
|
|
extern const struct clksel_rate div_1_2_rates[];
|
|
|
|
extern const struct clksel_rate div_1_3_rates[];
|
|
|
|
extern const struct clksel_rate div_1_4_rates[];
|
|
|
|
extern const struct clksel_rate div31_1to31_rates[];
|
|
|
|
|
2013-10-22 16:47:08 +08:00
|
|
|
extern void __iomem *clk_memmaps[];
|
|
|
|
|
2012-11-11 07:58:41 +08:00
|
|
|
extern int omap2_clkops_enable_clkdm(struct clk_hw *hw);
|
|
|
|
extern void omap2_clkops_disable_clkdm(struct clk_hw *hw);
|
|
|
|
|
2013-03-18 23:57:39 +08:00
|
|
|
extern void omap_clocks_register(struct omap_clk *oclks, int cnt);
|
2014-07-02 16:47:39 +08:00
|
|
|
|
|
|
|
void __init ti_clk_init_features(void);
|
2008-03-18 16:22:06 +08:00
|
|
|
#endif
|