2010-05-01 12:33:38 +08:00
|
|
|
/*
|
2007-11-26 20:11:43 +08:00
|
|
|
* Copyright (C) 2007 Google, Inc.
|
2011-01-08 02:20:49 +08:00
|
|
|
* Copyright (c) 2008-2011, Code Aurora Forum. All rights reserved.
|
2007-11-26 20:11:43 +08:00
|
|
|
* Author: Brian Swetland <swetland@google.com>
|
|
|
|
|
*
|
|
|
|
|
* This software is licensed under the terms of the GNU General Public
|
|
|
|
|
* License version 2, as published by the Free Software Foundation, and
|
|
|
|
|
* may be copied, distributed, and modified under those terms.
|
|
|
|
|
*
|
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
|
*
|
|
|
|
|
*
|
|
|
|
|
* The MSM peripherals are spread all over across 768MB of physical
|
|
|
|
|
* space, which makes just having a simple IO_ADDRESS macro to slide
|
|
|
|
|
* them into the right virtual location rough. Instead, we will
|
|
|
|
|
* provide a master phys->virt mapping for peripherals here.
|
|
|
|
|
*
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#ifndef __ASM_ARCH_MSM_IOMAP_H
|
|
|
|
|
#define __ASM_ARCH_MSM_IOMAP_H
|
|
|
|
|
|
|
|
|
|
#include <asm/sizes.h>
|
|
|
|
|
|
|
|
|
|
/* Physical base address and size of peripherals.
|
|
|
|
|
* Ordered by the virtual base addresses they will be mapped at.
|
|
|
|
|
*
|
|
|
|
|
* MSM_VIC_BASE must be an value that can be loaded via a "mov"
|
|
|
|
|
* instruction, otherwise entry-macro.S will not compile.
|
|
|
|
|
*
|
|
|
|
|
* If you add or remove entries here, you'll want to edit the
|
|
|
|
|
* msm_io_desc array in arch/arm/mach-msm/io.c to reflect your
|
|
|
|
|
* changes.
|
|
|
|
|
*
|
|
|
|
|
*/
|
|
|
|
|
|
2008-09-11 05:00:53 +08:00
|
|
|
#ifdef __ASSEMBLY__
|
|
|
|
|
#define IOMEM(x) x
|
|
|
|
|
#else
|
|
|
|
|
#define IOMEM(x) ((void __force __iomem *)(x))
|
|
|
|
|
#endif
|
|
|
|
|
|
2010-05-05 22:08:13 +08:00
|
|
|
#if defined(CONFIG_ARCH_MSM7X30)
|
|
|
|
|
#include "msm_iomap-7x30.h"
|
|
|
|
|
#elif defined(CONFIG_ARCH_QSD8X50)
|
2010-05-05 22:03:55 +08:00
|
|
|
#include "msm_iomap-8x50.h"
|
msm: add gpiomux api for gpio multiplex & configuration.
Add the 'gpiomux' api, which addresses the following shortcomings
of existing tlmm api:
- gpio power-collapse, which is managed by a peripheral processor on
other targets, must be managed by the application processor on the 8x60.
- The enable/disable flag of the legacy gpio_tlmm_config api
is not applicable on the 8x60, and causes confusion.
- The gpio 'direction' bits are meaningless for all func_sel
configurations except for generic-gpio mode (func_sel 0), in which
case the gpio_direction_* functions should be used. Having these
bits in the tlmm api leads to confusion and misuse of the gpiolib
api, and they have been removed in gpiomux.
- The functional api of the legacy system ran contrary to the typical
use-case, which is a single massive configuration at boot. Rather
than forcing hundreds of 'config' function calls, the new api
allows data to be configured with a single table.
gpiomux_get and gpiomux_put are meant to be called automatically
when gpio_request and gpio_free are called, giving automatic
gpiomux/tlmm control to those drivers/lines with simple
power profiles - in the simplest cases, an entry in the gpiomux table
and the correct usage of gpiolib is all that is required to get proper
gpio power control.
Signed-off-by: Gregory Bean <gbean@codeaurora.org>
Signed-off-by: Daniel Walker <dwalker@codeaurora.org>
2010-08-29 01:05:44 +08:00
|
|
|
#elif defined(CONFIG_ARCH_MSM8X60)
|
|
|
|
|
#include "msm_iomap-8x60.h"
|
2010-05-05 22:03:55 +08:00
|
|
|
#else
|
2010-05-01 12:33:38 +08:00
|
|
|
#include "msm_iomap-7x00.h"
|
2010-05-05 22:03:55 +08:00
|
|
|
#endif
|
2010-01-30 03:43:42 +08:00
|
|
|
|
2010-12-02 11:05:49 +08:00
|
|
|
#include "msm_iomap-8960.h"
|
|
|
|
|
|
2011-05-10 16:16:21 +08:00
|
|
|
/* Virtual addresses shared across all MSM targets. */
|
2011-01-08 02:20:49 +08:00
|
|
|
#define MSM_CSR_BASE IOMEM(0xE0001000)
|
2011-01-05 03:02:59 +08:00
|
|
|
#define MSM_QGIC_DIST_BASE IOMEM(0xF0000000)
|
|
|
|
|
#define MSM_QGIC_CPU_BASE IOMEM(0xF0001000)
|
2011-01-08 02:20:49 +08:00
|
|
|
#define MSM_TMR_BASE IOMEM(0xF0200000)
|
|
|
|
|
#define MSM_TMR0_BASE IOMEM(0xF0201000)
|
2011-05-12 15:54:36 +08:00
|
|
|
#define MSM_GPIO1_BASE IOMEM(0xE0003000)
|
|
|
|
|
#define MSM_GPIO2_BASE IOMEM(0xE0004000)
|
2010-01-07 06:55:24 +08:00
|
|
|
|
2007-11-26 20:11:43 +08:00
|
|
|
#endif
|