2015-10-26 17:02:26 +08:00
|
|
|
/* QLogic qed NIC Driver
|
|
|
|
* Copyright (c) 2015 QLogic Corporation
|
|
|
|
*
|
|
|
|
* This software is available under the terms of the GNU General Public License
|
|
|
|
* (GPL) Version 2, available from the file COPYING in the main directory of
|
|
|
|
* this source tree.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/types.h>
|
|
|
|
#include <asm/byteorder.h>
|
|
|
|
#include <asm/param.h>
|
|
|
|
#include <linux/delay.h>
|
|
|
|
#include <linux/dma-mapping.h>
|
|
|
|
#include <linux/etherdevice.h>
|
|
|
|
#include <linux/interrupt.h>
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include <linux/module.h>
|
|
|
|
#include <linux/pci.h>
|
|
|
|
#include <linux/slab.h>
|
|
|
|
#include <linux/stddef.h>
|
|
|
|
#include <linux/string.h>
|
|
|
|
#include <linux/version.h>
|
|
|
|
#include <linux/workqueue.h>
|
|
|
|
#include <linux/bitops.h>
|
|
|
|
#include <linux/bug.h>
|
|
|
|
#include "qed.h"
|
|
|
|
#include <linux/qed/qed_chain.h>
|
|
|
|
#include "qed_cxt.h"
|
|
|
|
#include "qed_dev_api.h"
|
|
|
|
#include <linux/qed/qed_eth_if.h>
|
|
|
|
#include "qed_hsi.h"
|
|
|
|
#include "qed_hw.h"
|
|
|
|
#include "qed_int.h"
|
2016-05-11 21:36:16 +08:00
|
|
|
#include "qed_l2.h"
|
2016-03-03 02:26:02 +08:00
|
|
|
#include "qed_mcp.h"
|
2015-10-26 17:02:26 +08:00
|
|
|
#include "qed_reg_addr.h"
|
|
|
|
#include "qed_sp.h"
|
2016-05-11 21:36:14 +08:00
|
|
|
#include "qed_sriov.h"
|
2015-10-26 17:02:26 +08:00
|
|
|
|
2016-03-05 01:35:05 +08:00
|
|
|
|
2015-10-26 17:02:28 +08:00
|
|
|
#define QED_MAX_SGES_NUM 16
|
|
|
|
#define CRC32_POLY 0x1edc6f41
|
|
|
|
|
2016-05-11 21:36:16 +08:00
|
|
|
int qed_sp_eth_vport_start(struct qed_hwfn *p_hwfn,
|
|
|
|
struct qed_sp_vport_start_params *p_params)
|
2015-10-26 17:02:28 +08:00
|
|
|
{
|
|
|
|
struct vport_start_ramrod_data *p_ramrod = NULL;
|
|
|
|
struct qed_spq_entry *p_ent = NULL;
|
2016-02-21 17:40:09 +08:00
|
|
|
struct qed_sp_init_data init_data;
|
2016-05-11 21:36:16 +08:00
|
|
|
u8 abs_vport_id = 0;
|
2015-10-26 17:02:28 +08:00
|
|
|
int rc = -EINVAL;
|
|
|
|
u16 rx_mode = 0;
|
|
|
|
|
2016-03-05 01:35:05 +08:00
|
|
|
rc = qed_fw_vport(p_hwfn, p_params->vport_id, &abs_vport_id);
|
2015-10-26 17:02:28 +08:00
|
|
|
if (rc != 0)
|
|
|
|
return rc;
|
|
|
|
|
2016-02-21 17:40:09 +08:00
|
|
|
memset(&init_data, 0, sizeof(init_data));
|
|
|
|
init_data.cid = qed_spq_get_cid(p_hwfn);
|
2016-03-05 01:35:05 +08:00
|
|
|
init_data.opaque_fid = p_params->opaque_fid;
|
2016-02-21 17:40:09 +08:00
|
|
|
init_data.comp_mode = QED_SPQ_MODE_EBLOCK;
|
2015-10-26 17:02:28 +08:00
|
|
|
|
|
|
|
rc = qed_sp_init_request(p_hwfn, &p_ent,
|
|
|
|
ETH_RAMROD_VPORT_START,
|
2016-02-21 17:40:09 +08:00
|
|
|
PROTOCOLID_ETH, &init_data);
|
2015-10-26 17:02:28 +08:00
|
|
|
if (rc)
|
|
|
|
return rc;
|
|
|
|
|
|
|
|
p_ramrod = &p_ent->ramrod.vport_start;
|
|
|
|
p_ramrod->vport_id = abs_vport_id;
|
|
|
|
|
2016-03-05 01:35:05 +08:00
|
|
|
p_ramrod->mtu = cpu_to_le16(p_params->mtu);
|
|
|
|
p_ramrod->inner_vlan_removal_en = p_params->remove_inner_vlan;
|
|
|
|
p_ramrod->drop_ttl0_en = p_params->drop_ttl0;
|
2015-10-26 17:02:28 +08:00
|
|
|
|
|
|
|
SET_FIELD(rx_mode, ETH_VPORT_RX_MODE_UCAST_DROP_ALL, 1);
|
|
|
|
SET_FIELD(rx_mode, ETH_VPORT_RX_MODE_MCAST_DROP_ALL, 1);
|
|
|
|
|
|
|
|
p_ramrod->rx_mode.state = cpu_to_le16(rx_mode);
|
|
|
|
|
|
|
|
/* TPA related fields */
|
|
|
|
memset(&p_ramrod->tpa_param, 0,
|
|
|
|
sizeof(struct eth_vport_tpa_param));
|
|
|
|
|
2016-03-05 01:35:05 +08:00
|
|
|
p_ramrod->tpa_param.max_buff_num = p_params->max_buffers_per_cqe;
|
|
|
|
|
|
|
|
switch (p_params->tpa_mode) {
|
|
|
|
case QED_TPA_MODE_GRO:
|
|
|
|
p_ramrod->tpa_param.tpa_max_aggs_num = ETH_TPA_MAX_AGGS_NUM;
|
|
|
|
p_ramrod->tpa_param.tpa_max_size = (u16)-1;
|
|
|
|
p_ramrod->tpa_param.tpa_min_size_to_cont = p_params->mtu / 2;
|
|
|
|
p_ramrod->tpa_param.tpa_min_size_to_start = p_params->mtu / 2;
|
|
|
|
p_ramrod->tpa_param.tpa_ipv4_en_flg = 1;
|
|
|
|
p_ramrod->tpa_param.tpa_ipv6_en_flg = 1;
|
|
|
|
p_ramrod->tpa_param.tpa_pkt_split_flg = 1;
|
|
|
|
p_ramrod->tpa_param.tpa_gro_consistent_flg = 1;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
2015-10-26 17:02:28 +08:00
|
|
|
/* Software Function ID in hwfn (PFs are 0 - 15, VFs are 16 - 135) */
|
|
|
|
p_ramrod->sw_fid = qed_concrete_to_sw_fid(p_hwfn->cdev,
|
2016-03-05 01:35:05 +08:00
|
|
|
p_params->concrete_fid);
|
2015-10-26 17:02:28 +08:00
|
|
|
|
|
|
|
return qed_spq_post(p_hwfn, p_ent, NULL);
|
|
|
|
}
|
|
|
|
|
2016-05-11 21:36:16 +08:00
|
|
|
int qed_sp_vport_start(struct qed_hwfn *p_hwfn,
|
|
|
|
struct qed_sp_vport_start_params *p_params)
|
|
|
|
{
|
|
|
|
if (IS_VF(p_hwfn->cdev)) {
|
|
|
|
return qed_vf_pf_vport_start(p_hwfn, p_params->vport_id,
|
|
|
|
p_params->mtu,
|
|
|
|
p_params->remove_inner_vlan,
|
|
|
|
p_params->tpa_mode,
|
|
|
|
p_params->max_buffers_per_cqe);
|
|
|
|
}
|
|
|
|
|
|
|
|
return qed_sp_eth_vport_start(p_hwfn, p_params);
|
|
|
|
}
|
|
|
|
|
2015-10-26 17:02:28 +08:00
|
|
|
static int
|
|
|
|
qed_sp_vport_update_rss(struct qed_hwfn *p_hwfn,
|
|
|
|
struct vport_update_ramrod_data *p_ramrod,
|
|
|
|
struct qed_rss_params *p_params)
|
|
|
|
{
|
|
|
|
struct eth_vport_rss_config *rss = &p_ramrod->rss_config;
|
|
|
|
u16 abs_l2_queue = 0, capabilities = 0;
|
|
|
|
int rc = 0, i;
|
|
|
|
|
|
|
|
if (!p_params) {
|
|
|
|
p_ramrod->common.update_rss_flg = 0;
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
|
|
|
BUILD_BUG_ON(QED_RSS_IND_TABLE_SIZE !=
|
|
|
|
ETH_RSS_IND_TABLE_ENTRIES_NUM);
|
|
|
|
|
|
|
|
rc = qed_fw_rss_eng(p_hwfn, p_params->rss_eng_id, &rss->rss_id);
|
|
|
|
if (rc)
|
|
|
|
return rc;
|
|
|
|
|
|
|
|
p_ramrod->common.update_rss_flg = p_params->update_rss_config;
|
|
|
|
rss->update_rss_capabilities = p_params->update_rss_capabilities;
|
|
|
|
rss->update_rss_ind_table = p_params->update_rss_ind_table;
|
|
|
|
rss->update_rss_key = p_params->update_rss_key;
|
|
|
|
|
|
|
|
rss->rss_mode = p_params->rss_enable ?
|
|
|
|
ETH_VPORT_RSS_MODE_REGULAR :
|
|
|
|
ETH_VPORT_RSS_MODE_DISABLED;
|
|
|
|
|
|
|
|
SET_FIELD(capabilities,
|
|
|
|
ETH_VPORT_RSS_CONFIG_IPV4_CAPABILITY,
|
|
|
|
!!(p_params->rss_caps & QED_RSS_IPV4));
|
|
|
|
SET_FIELD(capabilities,
|
|
|
|
ETH_VPORT_RSS_CONFIG_IPV6_CAPABILITY,
|
|
|
|
!!(p_params->rss_caps & QED_RSS_IPV6));
|
|
|
|
SET_FIELD(capabilities,
|
|
|
|
ETH_VPORT_RSS_CONFIG_IPV4_TCP_CAPABILITY,
|
|
|
|
!!(p_params->rss_caps & QED_RSS_IPV4_TCP));
|
|
|
|
SET_FIELD(capabilities,
|
|
|
|
ETH_VPORT_RSS_CONFIG_IPV6_TCP_CAPABILITY,
|
|
|
|
!!(p_params->rss_caps & QED_RSS_IPV6_TCP));
|
|
|
|
SET_FIELD(capabilities,
|
|
|
|
ETH_VPORT_RSS_CONFIG_IPV4_UDP_CAPABILITY,
|
|
|
|
!!(p_params->rss_caps & QED_RSS_IPV4_UDP));
|
|
|
|
SET_FIELD(capabilities,
|
|
|
|
ETH_VPORT_RSS_CONFIG_IPV6_UDP_CAPABILITY,
|
|
|
|
!!(p_params->rss_caps & QED_RSS_IPV6_UDP));
|
|
|
|
rss->tbl_size = p_params->rss_table_size_log;
|
|
|
|
|
|
|
|
rss->capabilities = cpu_to_le16(capabilities);
|
|
|
|
|
|
|
|
DP_VERBOSE(p_hwfn, NETIF_MSG_IFUP,
|
|
|
|
"update rss flag %d, rss_mode = %d, update_caps = %d, capabilities = %d, update_ind = %d, update_rss_key = %d\n",
|
|
|
|
p_ramrod->common.update_rss_flg,
|
|
|
|
rss->rss_mode, rss->update_rss_capabilities,
|
|
|
|
capabilities, rss->update_rss_ind_table,
|
|
|
|
rss->update_rss_key);
|
|
|
|
|
|
|
|
for (i = 0; i < QED_RSS_IND_TABLE_SIZE; i++) {
|
|
|
|
rc = qed_fw_l2_queue(p_hwfn,
|
|
|
|
(u8)p_params->rss_ind_table[i],
|
|
|
|
&abs_l2_queue);
|
|
|
|
if (rc)
|
|
|
|
return rc;
|
|
|
|
|
|
|
|
rss->indirection_table[i] = cpu_to_le16(abs_l2_queue);
|
|
|
|
DP_VERBOSE(p_hwfn, NETIF_MSG_IFUP, "i= %d, queue = %d\n",
|
|
|
|
i, rss->indirection_table[i]);
|
|
|
|
}
|
|
|
|
|
|
|
|
for (i = 0; i < 10; i++)
|
|
|
|
rss->rss_key[i] = cpu_to_le32(p_params->rss_key[i]);
|
|
|
|
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void
|
|
|
|
qed_sp_update_accept_mode(struct qed_hwfn *p_hwfn,
|
|
|
|
struct vport_update_ramrod_data *p_ramrod,
|
|
|
|
struct qed_filter_accept_flags accept_flags)
|
|
|
|
{
|
|
|
|
p_ramrod->common.update_rx_mode_flg =
|
|
|
|
accept_flags.update_rx_mode_config;
|
|
|
|
|
|
|
|
p_ramrod->common.update_tx_mode_flg =
|
|
|
|
accept_flags.update_tx_mode_config;
|
|
|
|
|
|
|
|
/* Set Rx mode accept flags */
|
|
|
|
if (p_ramrod->common.update_rx_mode_flg) {
|
|
|
|
u8 accept_filter = accept_flags.rx_accept_filter;
|
|
|
|
u16 state = 0;
|
|
|
|
|
|
|
|
SET_FIELD(state, ETH_VPORT_RX_MODE_UCAST_DROP_ALL,
|
|
|
|
!(!!(accept_filter & QED_ACCEPT_UCAST_MATCHED) ||
|
|
|
|
!!(accept_filter & QED_ACCEPT_UCAST_UNMATCHED)));
|
|
|
|
|
|
|
|
SET_FIELD(state, ETH_VPORT_RX_MODE_UCAST_ACCEPT_UNMATCHED,
|
|
|
|
!!(accept_filter & QED_ACCEPT_UCAST_UNMATCHED));
|
|
|
|
|
|
|
|
SET_FIELD(state, ETH_VPORT_RX_MODE_MCAST_DROP_ALL,
|
|
|
|
!(!!(accept_filter & QED_ACCEPT_MCAST_MATCHED) ||
|
|
|
|
!!(accept_filter & QED_ACCEPT_MCAST_UNMATCHED)));
|
|
|
|
|
|
|
|
SET_FIELD(state, ETH_VPORT_RX_MODE_MCAST_ACCEPT_ALL,
|
|
|
|
(!!(accept_filter & QED_ACCEPT_MCAST_MATCHED) &&
|
|
|
|
!!(accept_filter & QED_ACCEPT_MCAST_UNMATCHED)));
|
|
|
|
|
|
|
|
SET_FIELD(state, ETH_VPORT_RX_MODE_BCAST_ACCEPT_ALL,
|
|
|
|
!!(accept_filter & QED_ACCEPT_BCAST));
|
|
|
|
|
|
|
|
p_ramrod->rx_mode.state = cpu_to_le16(state);
|
|
|
|
DP_VERBOSE(p_hwfn, QED_MSG_SP,
|
|
|
|
"p_ramrod->rx_mode.state = 0x%x\n", state);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Set Tx mode accept flags */
|
|
|
|
if (p_ramrod->common.update_tx_mode_flg) {
|
|
|
|
u8 accept_filter = accept_flags.tx_accept_filter;
|
|
|
|
u16 state = 0;
|
|
|
|
|
|
|
|
SET_FIELD(state, ETH_VPORT_TX_MODE_UCAST_DROP_ALL,
|
|
|
|
!!(accept_filter & QED_ACCEPT_NONE));
|
|
|
|
|
|
|
|
SET_FIELD(state, ETH_VPORT_TX_MODE_UCAST_ACCEPT_ALL,
|
|
|
|
(!!(accept_filter & QED_ACCEPT_UCAST_MATCHED) &&
|
|
|
|
!!(accept_filter & QED_ACCEPT_UCAST_UNMATCHED)));
|
|
|
|
|
|
|
|
SET_FIELD(state, ETH_VPORT_TX_MODE_MCAST_DROP_ALL,
|
|
|
|
!!(accept_filter & QED_ACCEPT_NONE));
|
|
|
|
|
|
|
|
SET_FIELD(state, ETH_VPORT_TX_MODE_MCAST_ACCEPT_ALL,
|
|
|
|
(!!(accept_filter & QED_ACCEPT_MCAST_MATCHED) &&
|
|
|
|
!!(accept_filter & QED_ACCEPT_MCAST_UNMATCHED)));
|
|
|
|
|
|
|
|
SET_FIELD(state, ETH_VPORT_TX_MODE_BCAST_ACCEPT_ALL,
|
|
|
|
!!(accept_filter & QED_ACCEPT_BCAST));
|
|
|
|
|
|
|
|
p_ramrod->tx_mode.state = cpu_to_le16(state);
|
|
|
|
DP_VERBOSE(p_hwfn, QED_MSG_SP,
|
|
|
|
"p_ramrod->tx_mode.state = 0x%x\n", state);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2016-05-11 21:36:18 +08:00
|
|
|
static void
|
|
|
|
qed_sp_vport_update_sge_tpa(struct qed_hwfn *p_hwfn,
|
|
|
|
struct vport_update_ramrod_data *p_ramrod,
|
|
|
|
struct qed_sge_tpa_params *p_params)
|
|
|
|
{
|
|
|
|
struct eth_vport_tpa_param *p_tpa;
|
|
|
|
|
|
|
|
if (!p_params) {
|
|
|
|
p_ramrod->common.update_tpa_param_flg = 0;
|
|
|
|
p_ramrod->common.update_tpa_en_flg = 0;
|
|
|
|
p_ramrod->common.update_tpa_param_flg = 0;
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
p_ramrod->common.update_tpa_en_flg = p_params->update_tpa_en_flg;
|
|
|
|
p_tpa = &p_ramrod->tpa_param;
|
|
|
|
p_tpa->tpa_ipv4_en_flg = p_params->tpa_ipv4_en_flg;
|
|
|
|
p_tpa->tpa_ipv6_en_flg = p_params->tpa_ipv6_en_flg;
|
|
|
|
p_tpa->tpa_ipv4_tunn_en_flg = p_params->tpa_ipv4_tunn_en_flg;
|
|
|
|
p_tpa->tpa_ipv6_tunn_en_flg = p_params->tpa_ipv6_tunn_en_flg;
|
|
|
|
|
|
|
|
p_ramrod->common.update_tpa_param_flg = p_params->update_tpa_param_flg;
|
|
|
|
p_tpa->max_buff_num = p_params->max_buffers_per_cqe;
|
|
|
|
p_tpa->tpa_pkt_split_flg = p_params->tpa_pkt_split_flg;
|
|
|
|
p_tpa->tpa_hdr_data_split_flg = p_params->tpa_hdr_data_split_flg;
|
|
|
|
p_tpa->tpa_gro_consistent_flg = p_params->tpa_gro_consistent_flg;
|
|
|
|
p_tpa->tpa_max_aggs_num = p_params->tpa_max_aggs_num;
|
|
|
|
p_tpa->tpa_max_size = p_params->tpa_max_size;
|
|
|
|
p_tpa->tpa_min_size_to_start = p_params->tpa_min_size_to_start;
|
|
|
|
p_tpa->tpa_min_size_to_cont = p_params->tpa_min_size_to_cont;
|
|
|
|
}
|
|
|
|
|
2015-10-26 17:02:28 +08:00
|
|
|
static void
|
|
|
|
qed_sp_update_mcast_bin(struct qed_hwfn *p_hwfn,
|
|
|
|
struct vport_update_ramrod_data *p_ramrod,
|
|
|
|
struct qed_sp_vport_update_params *p_params)
|
|
|
|
{
|
|
|
|
int i;
|
|
|
|
|
|
|
|
memset(&p_ramrod->approx_mcast.bins, 0,
|
|
|
|
sizeof(p_ramrod->approx_mcast.bins));
|
|
|
|
|
|
|
|
if (p_params->update_approx_mcast_flg) {
|
|
|
|
p_ramrod->common.update_approx_mcast_flg = 1;
|
|
|
|
for (i = 0; i < ETH_MULTICAST_MAC_BINS_IN_REGS; i++) {
|
|
|
|
u32 *p_bins = (u32 *)p_params->bins;
|
|
|
|
__le32 val = cpu_to_le32(p_bins[i]);
|
|
|
|
|
|
|
|
p_ramrod->approx_mcast.bins[i] = val;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2016-05-11 21:36:16 +08:00
|
|
|
int qed_sp_vport_update(struct qed_hwfn *p_hwfn,
|
|
|
|
struct qed_sp_vport_update_params *p_params,
|
|
|
|
enum spq_mode comp_mode,
|
|
|
|
struct qed_spq_comp_cb *p_comp_data)
|
2015-10-26 17:02:28 +08:00
|
|
|
{
|
|
|
|
struct qed_rss_params *p_rss_params = p_params->rss_params;
|
|
|
|
struct vport_update_ramrod_data_cmn *p_cmn;
|
2016-02-21 17:40:09 +08:00
|
|
|
struct qed_sp_init_data init_data;
|
2015-10-26 17:02:28 +08:00
|
|
|
struct vport_update_ramrod_data *p_ramrod = NULL;
|
|
|
|
struct qed_spq_entry *p_ent = NULL;
|
2016-05-11 21:36:18 +08:00
|
|
|
u8 abs_vport_id = 0, val;
|
2015-10-26 17:02:28 +08:00
|
|
|
int rc = -EINVAL;
|
|
|
|
|
2016-05-11 21:36:16 +08:00
|
|
|
if (IS_VF(p_hwfn->cdev)) {
|
|
|
|
rc = qed_vf_pf_vport_update(p_hwfn, p_params);
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
2015-10-26 17:02:28 +08:00
|
|
|
rc = qed_fw_vport(p_hwfn, p_params->vport_id, &abs_vport_id);
|
|
|
|
if (rc != 0)
|
|
|
|
return rc;
|
|
|
|
|
2016-02-21 17:40:09 +08:00
|
|
|
memset(&init_data, 0, sizeof(init_data));
|
|
|
|
init_data.cid = qed_spq_get_cid(p_hwfn);
|
|
|
|
init_data.opaque_fid = p_params->opaque_fid;
|
|
|
|
init_data.comp_mode = comp_mode;
|
|
|
|
init_data.p_comp_data = p_comp_data;
|
2015-10-26 17:02:28 +08:00
|
|
|
|
|
|
|
rc = qed_sp_init_request(p_hwfn, &p_ent,
|
|
|
|
ETH_RAMROD_VPORT_UPDATE,
|
2016-02-21 17:40:09 +08:00
|
|
|
PROTOCOLID_ETH, &init_data);
|
2015-10-26 17:02:28 +08:00
|
|
|
if (rc)
|
|
|
|
return rc;
|
|
|
|
|
|
|
|
/* Copy input params to ramrod according to FW struct */
|
|
|
|
p_ramrod = &p_ent->ramrod.vport_update;
|
|
|
|
p_cmn = &p_ramrod->common;
|
|
|
|
|
|
|
|
p_cmn->vport_id = abs_vport_id;
|
|
|
|
p_cmn->rx_active_flg = p_params->vport_active_rx_flg;
|
|
|
|
p_cmn->update_rx_active_flg = p_params->update_vport_active_rx_flg;
|
|
|
|
p_cmn->tx_active_flg = p_params->vport_active_tx_flg;
|
|
|
|
p_cmn->update_tx_active_flg = p_params->update_vport_active_tx_flg;
|
2016-02-18 23:00:39 +08:00
|
|
|
p_cmn->accept_any_vlan = p_params->accept_any_vlan;
|
|
|
|
p_cmn->update_accept_any_vlan_flg =
|
|
|
|
p_params->update_accept_any_vlan_flg;
|
2016-05-11 21:36:18 +08:00
|
|
|
|
|
|
|
p_cmn->inner_vlan_removal_en = p_params->inner_vlan_removal_flg;
|
|
|
|
val = p_params->update_inner_vlan_removal_flg;
|
|
|
|
p_cmn->update_inner_vlan_removal_en_flg = val;
|
|
|
|
p_ramrod->common.tx_switching_en = p_params->tx_switching_flg;
|
|
|
|
p_cmn->update_tx_switching_en_flg = p_params->update_tx_switching_flg;
|
|
|
|
|
2015-10-26 17:02:28 +08:00
|
|
|
rc = qed_sp_vport_update_rss(p_hwfn, p_ramrod, p_rss_params);
|
|
|
|
if (rc) {
|
|
|
|
/* Return spq entry which is taken in qed_sp_init_request()*/
|
|
|
|
qed_spq_return_entry(p_hwfn, p_ent);
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Update mcast bins for VFs, PF doesn't use this functionality */
|
|
|
|
qed_sp_update_mcast_bin(p_hwfn, p_ramrod, p_params);
|
|
|
|
|
|
|
|
qed_sp_update_accept_mode(p_hwfn, p_ramrod, p_params->accept_flags);
|
2016-05-11 21:36:18 +08:00
|
|
|
qed_sp_vport_update_sge_tpa(p_hwfn, p_ramrod, p_params->sge_tpa_params);
|
2015-10-26 17:02:28 +08:00
|
|
|
return qed_spq_post(p_hwfn, p_ent, NULL);
|
|
|
|
}
|
|
|
|
|
2016-05-11 21:36:16 +08:00
|
|
|
int qed_sp_vport_stop(struct qed_hwfn *p_hwfn, u16 opaque_fid, u8 vport_id)
|
2015-10-26 17:02:28 +08:00
|
|
|
{
|
|
|
|
struct vport_stop_ramrod_data *p_ramrod;
|
2016-02-21 17:40:09 +08:00
|
|
|
struct qed_sp_init_data init_data;
|
2015-10-26 17:02:28 +08:00
|
|
|
struct qed_spq_entry *p_ent;
|
|
|
|
u8 abs_vport_id = 0;
|
|
|
|
int rc;
|
|
|
|
|
2016-05-11 21:36:16 +08:00
|
|
|
if (IS_VF(p_hwfn->cdev))
|
|
|
|
return qed_vf_pf_vport_stop(p_hwfn);
|
|
|
|
|
2015-10-26 17:02:28 +08:00
|
|
|
rc = qed_fw_vport(p_hwfn, vport_id, &abs_vport_id);
|
|
|
|
if (rc != 0)
|
|
|
|
return rc;
|
|
|
|
|
2016-02-21 17:40:09 +08:00
|
|
|
memset(&init_data, 0, sizeof(init_data));
|
|
|
|
init_data.cid = qed_spq_get_cid(p_hwfn);
|
|
|
|
init_data.opaque_fid = opaque_fid;
|
|
|
|
init_data.comp_mode = QED_SPQ_MODE_EBLOCK;
|
2015-10-26 17:02:28 +08:00
|
|
|
|
|
|
|
rc = qed_sp_init_request(p_hwfn, &p_ent,
|
|
|
|
ETH_RAMROD_VPORT_STOP,
|
2016-02-21 17:40:09 +08:00
|
|
|
PROTOCOLID_ETH, &init_data);
|
2015-10-26 17:02:28 +08:00
|
|
|
if (rc)
|
|
|
|
return rc;
|
|
|
|
|
|
|
|
p_ramrod = &p_ent->ramrod.vport_stop;
|
|
|
|
p_ramrod->vport_id = abs_vport_id;
|
|
|
|
|
|
|
|
return qed_spq_post(p_hwfn, p_ent, NULL);
|
|
|
|
}
|
|
|
|
|
2016-05-11 21:36:16 +08:00
|
|
|
static int
|
|
|
|
qed_vf_pf_accept_flags(struct qed_hwfn *p_hwfn,
|
|
|
|
struct qed_filter_accept_flags *p_accept_flags)
|
|
|
|
{
|
|
|
|
struct qed_sp_vport_update_params s_params;
|
|
|
|
|
|
|
|
memset(&s_params, 0, sizeof(s_params));
|
|
|
|
memcpy(&s_params.accept_flags, p_accept_flags,
|
|
|
|
sizeof(struct qed_filter_accept_flags));
|
|
|
|
|
|
|
|
return qed_vf_pf_vport_update(p_hwfn, &s_params);
|
|
|
|
}
|
|
|
|
|
2015-10-26 17:02:28 +08:00
|
|
|
static int qed_filter_accept_cmd(struct qed_dev *cdev,
|
|
|
|
u8 vport,
|
|
|
|
struct qed_filter_accept_flags accept_flags,
|
2016-02-18 23:00:39 +08:00
|
|
|
u8 update_accept_any_vlan,
|
|
|
|
u8 accept_any_vlan,
|
2016-05-11 21:36:16 +08:00
|
|
|
enum spq_mode comp_mode,
|
|
|
|
struct qed_spq_comp_cb *p_comp_data)
|
2015-10-26 17:02:28 +08:00
|
|
|
{
|
|
|
|
struct qed_sp_vport_update_params vport_update_params;
|
|
|
|
int i, rc;
|
|
|
|
|
|
|
|
/* Prepare and send the vport rx_mode change */
|
|
|
|
memset(&vport_update_params, 0, sizeof(vport_update_params));
|
|
|
|
vport_update_params.vport_id = vport;
|
|
|
|
vport_update_params.accept_flags = accept_flags;
|
2016-02-18 23:00:39 +08:00
|
|
|
vport_update_params.update_accept_any_vlan_flg = update_accept_any_vlan;
|
|
|
|
vport_update_params.accept_any_vlan = accept_any_vlan;
|
2015-10-26 17:02:28 +08:00
|
|
|
|
|
|
|
for_each_hwfn(cdev, i) {
|
|
|
|
struct qed_hwfn *p_hwfn = &cdev->hwfns[i];
|
|
|
|
|
|
|
|
vport_update_params.opaque_fid = p_hwfn->hw_info.opaque_fid;
|
|
|
|
|
2016-05-11 21:36:16 +08:00
|
|
|
if (IS_VF(cdev)) {
|
|
|
|
rc = qed_vf_pf_accept_flags(p_hwfn, &accept_flags);
|
|
|
|
if (rc)
|
|
|
|
return rc;
|
|
|
|
continue;
|
|
|
|
}
|
|
|
|
|
2015-10-26 17:02:28 +08:00
|
|
|
rc = qed_sp_vport_update(p_hwfn, &vport_update_params,
|
|
|
|
comp_mode, p_comp_data);
|
|
|
|
if (rc != 0) {
|
|
|
|
DP_ERR(cdev, "Update rx_mode failed %d\n", rc);
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
|
|
|
DP_VERBOSE(p_hwfn, QED_MSG_SP,
|
|
|
|
"Accept filter configured, flags = [Rx]%x [Tx]%x\n",
|
|
|
|
accept_flags.rx_accept_filter,
|
|
|
|
accept_flags.tx_accept_filter);
|
2016-02-18 23:00:39 +08:00
|
|
|
if (update_accept_any_vlan)
|
|
|
|
DP_VERBOSE(p_hwfn, QED_MSG_SP,
|
|
|
|
"accept_any_vlan=%d configured\n",
|
|
|
|
accept_any_vlan);
|
2015-10-26 17:02:28 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int qed_sp_release_queue_cid(
|
|
|
|
struct qed_hwfn *p_hwfn,
|
|
|
|
struct qed_hw_cid_data *p_cid_data)
|
|
|
|
{
|
|
|
|
if (!p_cid_data->b_cid_allocated)
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
qed_cxt_release_cid(p_hwfn, p_cid_data->cid);
|
|
|
|
|
|
|
|
p_cid_data->b_cid_allocated = false;
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2016-05-11 21:36:16 +08:00
|
|
|
int qed_sp_eth_rxq_start_ramrod(struct qed_hwfn *p_hwfn,
|
|
|
|
u16 opaque_fid,
|
|
|
|
u32 cid,
|
|
|
|
struct qed_queue_start_common_params *params,
|
|
|
|
u8 stats_id,
|
|
|
|
u16 bd_max_bytes,
|
|
|
|
dma_addr_t bd_chain_phys_addr,
|
|
|
|
dma_addr_t cqe_pbl_addr, u16 cqe_pbl_size)
|
2015-10-26 17:02:28 +08:00
|
|
|
{
|
|
|
|
struct rx_queue_start_ramrod_data *p_ramrod = NULL;
|
|
|
|
struct qed_spq_entry *p_ent = NULL;
|
2016-02-21 17:40:09 +08:00
|
|
|
struct qed_sp_init_data init_data;
|
2015-10-26 17:02:28 +08:00
|
|
|
struct qed_hw_cid_data *p_rx_cid;
|
|
|
|
u16 abs_rx_q_id = 0;
|
|
|
|
u8 abs_vport_id = 0;
|
|
|
|
int rc = -EINVAL;
|
|
|
|
|
|
|
|
/* Store information for the stop */
|
|
|
|
p_rx_cid = &p_hwfn->p_rx_cids[params->queue_id];
|
|
|
|
p_rx_cid->cid = cid;
|
|
|
|
p_rx_cid->opaque_fid = opaque_fid;
|
|
|
|
p_rx_cid->vport_id = params->vport_id;
|
|
|
|
|
|
|
|
rc = qed_fw_vport(p_hwfn, params->vport_id, &abs_vport_id);
|
|
|
|
if (rc != 0)
|
|
|
|
return rc;
|
|
|
|
|
|
|
|
rc = qed_fw_l2_queue(p_hwfn, params->queue_id, &abs_rx_q_id);
|
|
|
|
if (rc != 0)
|
|
|
|
return rc;
|
|
|
|
|
|
|
|
DP_VERBOSE(p_hwfn, QED_MSG_SP,
|
|
|
|
"opaque_fid=0x%x, cid=0x%x, rx_qid=0x%x, vport_id=0x%x, sb_id=0x%x\n",
|
|
|
|
opaque_fid, cid, params->queue_id, params->vport_id,
|
|
|
|
params->sb);
|
|
|
|
|
2016-02-21 17:40:09 +08:00
|
|
|
/* Get SPQ entry */
|
|
|
|
memset(&init_data, 0, sizeof(init_data));
|
|
|
|
init_data.cid = cid;
|
|
|
|
init_data.opaque_fid = opaque_fid;
|
|
|
|
init_data.comp_mode = QED_SPQ_MODE_EBLOCK;
|
2015-10-26 17:02:28 +08:00
|
|
|
|
|
|
|
rc = qed_sp_init_request(p_hwfn, &p_ent,
|
|
|
|
ETH_RAMROD_RX_QUEUE_START,
|
2016-02-21 17:40:09 +08:00
|
|
|
PROTOCOLID_ETH, &init_data);
|
2015-10-26 17:02:28 +08:00
|
|
|
if (rc)
|
|
|
|
return rc;
|
|
|
|
|
|
|
|
p_ramrod = &p_ent->ramrod.rx_queue_start;
|
|
|
|
|
|
|
|
p_ramrod->sb_id = cpu_to_le16(params->sb);
|
|
|
|
p_ramrod->sb_index = params->sb_idx;
|
|
|
|
p_ramrod->vport_id = abs_vport_id;
|
|
|
|
p_ramrod->stats_counter_id = stats_id;
|
|
|
|
p_ramrod->rx_queue_id = cpu_to_le16(abs_rx_q_id);
|
|
|
|
p_ramrod->complete_cqe_flg = 0;
|
|
|
|
p_ramrod->complete_event_flg = 1;
|
|
|
|
|
|
|
|
p_ramrod->bd_max_bytes = cpu_to_le16(bd_max_bytes);
|
2016-02-21 17:40:10 +08:00
|
|
|
DMA_REGPAIR_LE(p_ramrod->bd_base, bd_chain_phys_addr);
|
2015-10-26 17:02:28 +08:00
|
|
|
|
|
|
|
p_ramrod->num_of_pbl_pages = cpu_to_le16(cqe_pbl_size);
|
2016-02-21 17:40:10 +08:00
|
|
|
DMA_REGPAIR_LE(p_ramrod->cqe_pbl_addr, cqe_pbl_addr);
|
2015-10-26 17:02:28 +08:00
|
|
|
|
|
|
|
rc = qed_spq_post(p_hwfn, p_ent, NULL);
|
|
|
|
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int
|
|
|
|
qed_sp_eth_rx_queue_start(struct qed_hwfn *p_hwfn,
|
|
|
|
u16 opaque_fid,
|
|
|
|
struct qed_queue_start_common_params *params,
|
|
|
|
u16 bd_max_bytes,
|
|
|
|
dma_addr_t bd_chain_phys_addr,
|
|
|
|
dma_addr_t cqe_pbl_addr,
|
2016-05-11 21:36:16 +08:00
|
|
|
u16 cqe_pbl_size, void __iomem **pp_prod)
|
2015-10-26 17:02:28 +08:00
|
|
|
{
|
|
|
|
struct qed_hw_cid_data *p_rx_cid;
|
|
|
|
u64 init_prod_val = 0;
|
|
|
|
u16 abs_l2_queue = 0;
|
|
|
|
u8 abs_stats_id = 0;
|
|
|
|
int rc;
|
|
|
|
|
2016-05-11 21:36:16 +08:00
|
|
|
if (IS_VF(p_hwfn->cdev)) {
|
|
|
|
return qed_vf_pf_rxq_start(p_hwfn,
|
|
|
|
params->queue_id,
|
|
|
|
params->sb,
|
|
|
|
params->sb_idx,
|
|
|
|
bd_max_bytes,
|
|
|
|
bd_chain_phys_addr,
|
|
|
|
cqe_pbl_addr, cqe_pbl_size, pp_prod);
|
|
|
|
}
|
|
|
|
|
2015-10-26 17:02:28 +08:00
|
|
|
rc = qed_fw_l2_queue(p_hwfn, params->queue_id, &abs_l2_queue);
|
|
|
|
if (rc != 0)
|
|
|
|
return rc;
|
|
|
|
|
|
|
|
rc = qed_fw_vport(p_hwfn, params->vport_id, &abs_stats_id);
|
|
|
|
if (rc != 0)
|
|
|
|
return rc;
|
|
|
|
|
|
|
|
*pp_prod = (u8 __iomem *)p_hwfn->regview +
|
|
|
|
GTT_BAR0_MAP_REG_MSDM_RAM +
|
|
|
|
MSTORM_PRODS_OFFSET(abs_l2_queue);
|
|
|
|
|
|
|
|
/* Init the rcq, rx bd and rx sge (if valid) producers to 0 */
|
|
|
|
__internal_ram_wr(p_hwfn, *pp_prod, sizeof(u64),
|
|
|
|
(u32 *)(&init_prod_val));
|
|
|
|
|
|
|
|
/* Allocate a CID for the queue */
|
|
|
|
p_rx_cid = &p_hwfn->p_rx_cids[params->queue_id];
|
|
|
|
rc = qed_cxt_acquire_cid(p_hwfn, PROTOCOLID_ETH,
|
|
|
|
&p_rx_cid->cid);
|
|
|
|
if (rc) {
|
|
|
|
DP_NOTICE(p_hwfn, "Failed to acquire cid\n");
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
p_rx_cid->b_cid_allocated = true;
|
|
|
|
|
|
|
|
rc = qed_sp_eth_rxq_start_ramrod(p_hwfn,
|
|
|
|
opaque_fid,
|
|
|
|
p_rx_cid->cid,
|
|
|
|
params,
|
|
|
|
abs_stats_id,
|
|
|
|
bd_max_bytes,
|
|
|
|
bd_chain_phys_addr,
|
|
|
|
cqe_pbl_addr,
|
|
|
|
cqe_pbl_size);
|
|
|
|
|
|
|
|
if (rc != 0)
|
|
|
|
qed_sp_release_queue_cid(p_hwfn, p_rx_cid);
|
|
|
|
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
2016-05-11 21:36:18 +08:00
|
|
|
int qed_sp_eth_rx_queues_update(struct qed_hwfn *p_hwfn,
|
|
|
|
u16 rx_queue_id,
|
|
|
|
u8 num_rxqs,
|
|
|
|
u8 complete_cqe_flg,
|
|
|
|
u8 complete_event_flg,
|
|
|
|
enum spq_mode comp_mode,
|
|
|
|
struct qed_spq_comp_cb *p_comp_data)
|
|
|
|
{
|
|
|
|
struct rx_queue_update_ramrod_data *p_ramrod = NULL;
|
|
|
|
struct qed_spq_entry *p_ent = NULL;
|
|
|
|
struct qed_sp_init_data init_data;
|
|
|
|
struct qed_hw_cid_data *p_rx_cid;
|
|
|
|
u16 qid, abs_rx_q_id = 0;
|
|
|
|
int rc = -EINVAL;
|
|
|
|
u8 i;
|
|
|
|
|
|
|
|
memset(&init_data, 0, sizeof(init_data));
|
|
|
|
init_data.comp_mode = comp_mode;
|
|
|
|
init_data.p_comp_data = p_comp_data;
|
|
|
|
|
|
|
|
for (i = 0; i < num_rxqs; i++) {
|
|
|
|
qid = rx_queue_id + i;
|
|
|
|
p_rx_cid = &p_hwfn->p_rx_cids[qid];
|
|
|
|
|
|
|
|
/* Get SPQ entry */
|
|
|
|
init_data.cid = p_rx_cid->cid;
|
|
|
|
init_data.opaque_fid = p_rx_cid->opaque_fid;
|
|
|
|
|
|
|
|
rc = qed_sp_init_request(p_hwfn, &p_ent,
|
|
|
|
ETH_RAMROD_RX_QUEUE_UPDATE,
|
|
|
|
PROTOCOLID_ETH, &init_data);
|
|
|
|
if (rc)
|
|
|
|
return rc;
|
|
|
|
|
|
|
|
p_ramrod = &p_ent->ramrod.rx_queue_update;
|
|
|
|
|
|
|
|
qed_fw_vport(p_hwfn, p_rx_cid->vport_id, &p_ramrod->vport_id);
|
|
|
|
qed_fw_l2_queue(p_hwfn, qid, &abs_rx_q_id);
|
|
|
|
p_ramrod->rx_queue_id = cpu_to_le16(abs_rx_q_id);
|
|
|
|
p_ramrod->complete_cqe_flg = complete_cqe_flg;
|
|
|
|
p_ramrod->complete_event_flg = complete_event_flg;
|
|
|
|
|
|
|
|
rc = qed_spq_post(p_hwfn, p_ent, NULL);
|
|
|
|
if (rc)
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
2016-05-11 21:36:16 +08:00
|
|
|
int qed_sp_eth_rx_queue_stop(struct qed_hwfn *p_hwfn,
|
|
|
|
u16 rx_queue_id,
|
|
|
|
bool eq_completion_only, bool cqe_completion)
|
2015-10-26 17:02:28 +08:00
|
|
|
{
|
|
|
|
struct qed_hw_cid_data *p_rx_cid = &p_hwfn->p_rx_cids[rx_queue_id];
|
|
|
|
struct rx_queue_stop_ramrod_data *p_ramrod = NULL;
|
|
|
|
struct qed_spq_entry *p_ent = NULL;
|
2016-02-21 17:40:09 +08:00
|
|
|
struct qed_sp_init_data init_data;
|
2015-10-26 17:02:28 +08:00
|
|
|
u16 abs_rx_q_id = 0;
|
|
|
|
int rc = -EINVAL;
|
|
|
|
|
2016-05-11 21:36:16 +08:00
|
|
|
if (IS_VF(p_hwfn->cdev))
|
|
|
|
return qed_vf_pf_rxq_stop(p_hwfn, rx_queue_id, cqe_completion);
|
|
|
|
|
2016-02-21 17:40:09 +08:00
|
|
|
/* Get SPQ entry */
|
|
|
|
memset(&init_data, 0, sizeof(init_data));
|
|
|
|
init_data.cid = p_rx_cid->cid;
|
|
|
|
init_data.opaque_fid = p_rx_cid->opaque_fid;
|
|
|
|
init_data.comp_mode = QED_SPQ_MODE_EBLOCK;
|
2015-10-26 17:02:28 +08:00
|
|
|
|
|
|
|
rc = qed_sp_init_request(p_hwfn, &p_ent,
|
|
|
|
ETH_RAMROD_RX_QUEUE_STOP,
|
2016-02-21 17:40:09 +08:00
|
|
|
PROTOCOLID_ETH, &init_data);
|
2015-10-26 17:02:28 +08:00
|
|
|
if (rc)
|
|
|
|
return rc;
|
|
|
|
|
|
|
|
p_ramrod = &p_ent->ramrod.rx_queue_stop;
|
|
|
|
|
|
|
|
qed_fw_vport(p_hwfn, p_rx_cid->vport_id, &p_ramrod->vport_id);
|
|
|
|
qed_fw_l2_queue(p_hwfn, rx_queue_id, &abs_rx_q_id);
|
|
|
|
p_ramrod->rx_queue_id = cpu_to_le16(abs_rx_q_id);
|
|
|
|
|
|
|
|
/* Cleaning the queue requires the completion to arrive there.
|
|
|
|
* In addition, VFs require the answer to come as eqe to PF.
|
|
|
|
*/
|
|
|
|
p_ramrod->complete_cqe_flg =
|
|
|
|
(!!(p_rx_cid->opaque_fid == p_hwfn->hw_info.opaque_fid) &&
|
|
|
|
!eq_completion_only) || cqe_completion;
|
|
|
|
p_ramrod->complete_event_flg =
|
|
|
|
!(p_rx_cid->opaque_fid == p_hwfn->hw_info.opaque_fid) ||
|
|
|
|
eq_completion_only;
|
|
|
|
|
|
|
|
rc = qed_spq_post(p_hwfn, p_ent, NULL);
|
|
|
|
if (rc)
|
|
|
|
return rc;
|
|
|
|
|
|
|
|
return qed_sp_release_queue_cid(p_hwfn, p_rx_cid);
|
|
|
|
}
|
|
|
|
|
2016-05-11 21:36:16 +08:00
|
|
|
int qed_sp_eth_txq_start_ramrod(struct qed_hwfn *p_hwfn,
|
|
|
|
u16 opaque_fid,
|
|
|
|
u32 cid,
|
|
|
|
struct qed_queue_start_common_params *p_params,
|
|
|
|
u8 stats_id,
|
|
|
|
dma_addr_t pbl_addr,
|
|
|
|
u16 pbl_size,
|
|
|
|
union qed_qm_pq_params *p_pq_params)
|
2015-10-26 17:02:28 +08:00
|
|
|
{
|
|
|
|
struct tx_queue_start_ramrod_data *p_ramrod = NULL;
|
|
|
|
struct qed_spq_entry *p_ent = NULL;
|
2016-02-21 17:40:09 +08:00
|
|
|
struct qed_sp_init_data init_data;
|
2015-10-26 17:02:28 +08:00
|
|
|
struct qed_hw_cid_data *p_tx_cid;
|
|
|
|
u8 abs_vport_id;
|
|
|
|
int rc = -EINVAL;
|
|
|
|
u16 pq_id;
|
|
|
|
|
|
|
|
/* Store information for the stop */
|
|
|
|
p_tx_cid = &p_hwfn->p_tx_cids[p_params->queue_id];
|
|
|
|
p_tx_cid->cid = cid;
|
|
|
|
p_tx_cid->opaque_fid = opaque_fid;
|
|
|
|
|
|
|
|
rc = qed_fw_vport(p_hwfn, p_params->vport_id, &abs_vport_id);
|
|
|
|
if (rc)
|
|
|
|
return rc;
|
|
|
|
|
2016-02-21 17:40:09 +08:00
|
|
|
/* Get SPQ entry */
|
|
|
|
memset(&init_data, 0, sizeof(init_data));
|
|
|
|
init_data.cid = cid;
|
|
|
|
init_data.opaque_fid = opaque_fid;
|
|
|
|
init_data.comp_mode = QED_SPQ_MODE_EBLOCK;
|
2015-10-26 17:02:28 +08:00
|
|
|
|
2016-02-21 17:40:09 +08:00
|
|
|
rc = qed_sp_init_request(p_hwfn, &p_ent,
|
2015-10-26 17:02:28 +08:00
|
|
|
ETH_RAMROD_TX_QUEUE_START,
|
2016-02-21 17:40:09 +08:00
|
|
|
PROTOCOLID_ETH, &init_data);
|
2015-10-26 17:02:28 +08:00
|
|
|
if (rc)
|
|
|
|
return rc;
|
|
|
|
|
|
|
|
p_ramrod = &p_ent->ramrod.tx_queue_start;
|
|
|
|
p_ramrod->vport_id = abs_vport_id;
|
|
|
|
|
|
|
|
p_ramrod->sb_id = cpu_to_le16(p_params->sb);
|
|
|
|
p_ramrod->sb_index = p_params->sb_idx;
|
|
|
|
p_ramrod->stats_counter_id = stats_id;
|
|
|
|
|
|
|
|
p_ramrod->pbl_size = cpu_to_le16(pbl_size);
|
2016-02-21 17:40:10 +08:00
|
|
|
DMA_REGPAIR_LE(p_ramrod->pbl_base_addr, pbl_addr);
|
2015-10-26 17:02:28 +08:00
|
|
|
|
|
|
|
pq_id = qed_get_qm_pq(p_hwfn,
|
|
|
|
PROTOCOLID_ETH,
|
|
|
|
p_pq_params);
|
|
|
|
p_ramrod->qm_pq_id = cpu_to_le16(pq_id);
|
|
|
|
|
|
|
|
return qed_spq_post(p_hwfn, p_ent, NULL);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int
|
|
|
|
qed_sp_eth_tx_queue_start(struct qed_hwfn *p_hwfn,
|
|
|
|
u16 opaque_fid,
|
|
|
|
struct qed_queue_start_common_params *p_params,
|
|
|
|
dma_addr_t pbl_addr,
|
2016-05-11 21:36:16 +08:00
|
|
|
u16 pbl_size, void __iomem **pp_doorbell)
|
2015-10-26 17:02:28 +08:00
|
|
|
{
|
|
|
|
struct qed_hw_cid_data *p_tx_cid;
|
|
|
|
union qed_qm_pq_params pq_params;
|
|
|
|
u8 abs_stats_id = 0;
|
|
|
|
int rc;
|
|
|
|
|
2016-05-11 21:36:16 +08:00
|
|
|
if (IS_VF(p_hwfn->cdev)) {
|
|
|
|
return qed_vf_pf_txq_start(p_hwfn,
|
|
|
|
p_params->queue_id,
|
|
|
|
p_params->sb,
|
|
|
|
p_params->sb_idx,
|
|
|
|
pbl_addr, pbl_size, pp_doorbell);
|
|
|
|
}
|
|
|
|
|
2015-10-26 17:02:28 +08:00
|
|
|
rc = qed_fw_vport(p_hwfn, p_params->vport_id, &abs_stats_id);
|
|
|
|
if (rc)
|
|
|
|
return rc;
|
|
|
|
|
|
|
|
p_tx_cid = &p_hwfn->p_tx_cids[p_params->queue_id];
|
|
|
|
memset(p_tx_cid, 0, sizeof(*p_tx_cid));
|
|
|
|
memset(&pq_params, 0, sizeof(pq_params));
|
|
|
|
|
|
|
|
/* Allocate a CID for the queue */
|
|
|
|
rc = qed_cxt_acquire_cid(p_hwfn, PROTOCOLID_ETH,
|
|
|
|
&p_tx_cid->cid);
|
|
|
|
if (rc) {
|
|
|
|
DP_NOTICE(p_hwfn, "Failed to acquire cid\n");
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
p_tx_cid->b_cid_allocated = true;
|
|
|
|
|
|
|
|
DP_VERBOSE(p_hwfn, QED_MSG_SP,
|
|
|
|
"opaque_fid=0x%x, cid=0x%x, tx_qid=0x%x, vport_id=0x%x, sb_id=0x%x\n",
|
|
|
|
opaque_fid, p_tx_cid->cid,
|
|
|
|
p_params->queue_id, p_params->vport_id, p_params->sb);
|
|
|
|
|
|
|
|
rc = qed_sp_eth_txq_start_ramrod(p_hwfn,
|
|
|
|
opaque_fid,
|
|
|
|
p_tx_cid->cid,
|
|
|
|
p_params,
|
|
|
|
abs_stats_id,
|
|
|
|
pbl_addr,
|
|
|
|
pbl_size,
|
|
|
|
&pq_params);
|
|
|
|
|
|
|
|
*pp_doorbell = (u8 __iomem *)p_hwfn->doorbells +
|
|
|
|
qed_db_addr(p_tx_cid->cid, DQ_DEMS_LEGACY);
|
|
|
|
|
|
|
|
if (rc)
|
|
|
|
qed_sp_release_queue_cid(p_hwfn, p_tx_cid);
|
|
|
|
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
2016-05-11 21:36:16 +08:00
|
|
|
int qed_sp_eth_tx_queue_stop(struct qed_hwfn *p_hwfn, u16 tx_queue_id)
|
2015-10-26 17:02:28 +08:00
|
|
|
{
|
|
|
|
struct qed_hw_cid_data *p_tx_cid = &p_hwfn->p_tx_cids[tx_queue_id];
|
|
|
|
struct qed_spq_entry *p_ent = NULL;
|
2016-02-21 17:40:09 +08:00
|
|
|
struct qed_sp_init_data init_data;
|
2015-10-26 17:02:28 +08:00
|
|
|
int rc = -EINVAL;
|
|
|
|
|
2016-05-11 21:36:16 +08:00
|
|
|
if (IS_VF(p_hwfn->cdev))
|
|
|
|
return qed_vf_pf_txq_stop(p_hwfn, tx_queue_id);
|
|
|
|
|
2016-02-21 17:40:09 +08:00
|
|
|
/* Get SPQ entry */
|
|
|
|
memset(&init_data, 0, sizeof(init_data));
|
|
|
|
init_data.cid = p_tx_cid->cid;
|
|
|
|
init_data.opaque_fid = p_tx_cid->opaque_fid;
|
|
|
|
init_data.comp_mode = QED_SPQ_MODE_EBLOCK;
|
2015-10-26 17:02:28 +08:00
|
|
|
|
|
|
|
rc = qed_sp_init_request(p_hwfn, &p_ent,
|
|
|
|
ETH_RAMROD_TX_QUEUE_STOP,
|
2016-02-21 17:40:09 +08:00
|
|
|
PROTOCOLID_ETH, &init_data);
|
2015-10-26 17:02:28 +08:00
|
|
|
if (rc)
|
|
|
|
return rc;
|
|
|
|
|
|
|
|
rc = qed_spq_post(p_hwfn, p_ent, NULL);
|
|
|
|
if (rc)
|
|
|
|
return rc;
|
|
|
|
|
|
|
|
return qed_sp_release_queue_cid(p_hwfn, p_tx_cid);
|
|
|
|
}
|
|
|
|
|
|
|
|
static enum eth_filter_action
|
|
|
|
qed_filter_action(enum qed_filter_opcode opcode)
|
|
|
|
{
|
|
|
|
enum eth_filter_action action = MAX_ETH_FILTER_ACTION;
|
|
|
|
|
|
|
|
switch (opcode) {
|
|
|
|
case QED_FILTER_ADD:
|
|
|
|
action = ETH_FILTER_ACTION_ADD;
|
|
|
|
break;
|
|
|
|
case QED_FILTER_REMOVE:
|
|
|
|
action = ETH_FILTER_ACTION_REMOVE;
|
|
|
|
break;
|
|
|
|
case QED_FILTER_FLUSH:
|
2016-02-16 02:22:35 +08:00
|
|
|
action = ETH_FILTER_ACTION_REMOVE_ALL;
|
2015-10-26 17:02:28 +08:00
|
|
|
break;
|
|
|
|
default:
|
|
|
|
action = MAX_ETH_FILTER_ACTION;
|
|
|
|
}
|
|
|
|
|
|
|
|
return action;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void qed_set_fw_mac_addr(__le16 *fw_msb,
|
|
|
|
__le16 *fw_mid,
|
|
|
|
__le16 *fw_lsb,
|
|
|
|
u8 *mac)
|
|
|
|
{
|
|
|
|
((u8 *)fw_msb)[0] = mac[1];
|
|
|
|
((u8 *)fw_msb)[1] = mac[0];
|
|
|
|
((u8 *)fw_mid)[0] = mac[3];
|
|
|
|
((u8 *)fw_mid)[1] = mac[2];
|
|
|
|
((u8 *)fw_lsb)[0] = mac[5];
|
|
|
|
((u8 *)fw_lsb)[1] = mac[4];
|
|
|
|
}
|
|
|
|
|
|
|
|
static int
|
|
|
|
qed_filter_ucast_common(struct qed_hwfn *p_hwfn,
|
|
|
|
u16 opaque_fid,
|
|
|
|
struct qed_filter_ucast *p_filter_cmd,
|
|
|
|
struct vport_filter_update_ramrod_data **pp_ramrod,
|
|
|
|
struct qed_spq_entry **pp_ent,
|
|
|
|
enum spq_mode comp_mode,
|
|
|
|
struct qed_spq_comp_cb *p_comp_data)
|
|
|
|
{
|
|
|
|
u8 vport_to_add_to = 0, vport_to_remove_from = 0;
|
|
|
|
struct vport_filter_update_ramrod_data *p_ramrod;
|
|
|
|
struct eth_filter_cmd *p_first_filter;
|
|
|
|
struct eth_filter_cmd *p_second_filter;
|
2016-02-21 17:40:09 +08:00
|
|
|
struct qed_sp_init_data init_data;
|
2015-10-26 17:02:28 +08:00
|
|
|
enum eth_filter_action action;
|
|
|
|
int rc;
|
|
|
|
|
|
|
|
rc = qed_fw_vport(p_hwfn, p_filter_cmd->vport_to_remove_from,
|
|
|
|
&vport_to_remove_from);
|
|
|
|
if (rc)
|
|
|
|
return rc;
|
|
|
|
|
|
|
|
rc = qed_fw_vport(p_hwfn, p_filter_cmd->vport_to_add_to,
|
|
|
|
&vport_to_add_to);
|
|
|
|
if (rc)
|
|
|
|
return rc;
|
|
|
|
|
2016-02-21 17:40:09 +08:00
|
|
|
/* Get SPQ entry */
|
|
|
|
memset(&init_data, 0, sizeof(init_data));
|
|
|
|
init_data.cid = qed_spq_get_cid(p_hwfn);
|
|
|
|
init_data.opaque_fid = opaque_fid;
|
|
|
|
init_data.comp_mode = comp_mode;
|
|
|
|
init_data.p_comp_data = p_comp_data;
|
2015-10-26 17:02:28 +08:00
|
|
|
|
|
|
|
rc = qed_sp_init_request(p_hwfn, pp_ent,
|
|
|
|
ETH_RAMROD_FILTERS_UPDATE,
|
2016-02-21 17:40:09 +08:00
|
|
|
PROTOCOLID_ETH, &init_data);
|
2015-10-26 17:02:28 +08:00
|
|
|
if (rc)
|
|
|
|
return rc;
|
|
|
|
|
|
|
|
*pp_ramrod = &(*pp_ent)->ramrod.vport_filter_update;
|
|
|
|
p_ramrod = *pp_ramrod;
|
|
|
|
p_ramrod->filter_cmd_hdr.rx = p_filter_cmd->is_rx_filter ? 1 : 0;
|
|
|
|
p_ramrod->filter_cmd_hdr.tx = p_filter_cmd->is_tx_filter ? 1 : 0;
|
|
|
|
|
|
|
|
switch (p_filter_cmd->opcode) {
|
2016-02-16 02:22:35 +08:00
|
|
|
case QED_FILTER_REPLACE:
|
2015-10-26 17:02:28 +08:00
|
|
|
case QED_FILTER_MOVE:
|
|
|
|
p_ramrod->filter_cmd_hdr.cmd_cnt = 2; break;
|
|
|
|
default:
|
|
|
|
p_ramrod->filter_cmd_hdr.cmd_cnt = 1; break;
|
|
|
|
}
|
|
|
|
|
|
|
|
p_first_filter = &p_ramrod->filter_cmds[0];
|
|
|
|
p_second_filter = &p_ramrod->filter_cmds[1];
|
|
|
|
|
|
|
|
switch (p_filter_cmd->type) {
|
|
|
|
case QED_FILTER_MAC:
|
|
|
|
p_first_filter->type = ETH_FILTER_TYPE_MAC; break;
|
|
|
|
case QED_FILTER_VLAN:
|
|
|
|
p_first_filter->type = ETH_FILTER_TYPE_VLAN; break;
|
|
|
|
case QED_FILTER_MAC_VLAN:
|
|
|
|
p_first_filter->type = ETH_FILTER_TYPE_PAIR; break;
|
|
|
|
case QED_FILTER_INNER_MAC:
|
|
|
|
p_first_filter->type = ETH_FILTER_TYPE_INNER_MAC; break;
|
|
|
|
case QED_FILTER_INNER_VLAN:
|
|
|
|
p_first_filter->type = ETH_FILTER_TYPE_INNER_VLAN; break;
|
|
|
|
case QED_FILTER_INNER_PAIR:
|
|
|
|
p_first_filter->type = ETH_FILTER_TYPE_INNER_PAIR; break;
|
|
|
|
case QED_FILTER_INNER_MAC_VNI_PAIR:
|
|
|
|
p_first_filter->type = ETH_FILTER_TYPE_INNER_MAC_VNI_PAIR;
|
|
|
|
break;
|
|
|
|
case QED_FILTER_MAC_VNI_PAIR:
|
|
|
|
p_first_filter->type = ETH_FILTER_TYPE_MAC_VNI_PAIR; break;
|
|
|
|
case QED_FILTER_VNI:
|
|
|
|
p_first_filter->type = ETH_FILTER_TYPE_VNI; break;
|
|
|
|
}
|
|
|
|
|
|
|
|
if ((p_first_filter->type == ETH_FILTER_TYPE_MAC) ||
|
|
|
|
(p_first_filter->type == ETH_FILTER_TYPE_PAIR) ||
|
|
|
|
(p_first_filter->type == ETH_FILTER_TYPE_INNER_MAC) ||
|
|
|
|
(p_first_filter->type == ETH_FILTER_TYPE_INNER_PAIR) ||
|
|
|
|
(p_first_filter->type == ETH_FILTER_TYPE_INNER_MAC_VNI_PAIR) ||
|
|
|
|
(p_first_filter->type == ETH_FILTER_TYPE_MAC_VNI_PAIR)) {
|
|
|
|
qed_set_fw_mac_addr(&p_first_filter->mac_msb,
|
|
|
|
&p_first_filter->mac_mid,
|
|
|
|
&p_first_filter->mac_lsb,
|
|
|
|
(u8 *)p_filter_cmd->mac);
|
|
|
|
}
|
|
|
|
|
|
|
|
if ((p_first_filter->type == ETH_FILTER_TYPE_VLAN) ||
|
|
|
|
(p_first_filter->type == ETH_FILTER_TYPE_PAIR) ||
|
|
|
|
(p_first_filter->type == ETH_FILTER_TYPE_INNER_VLAN) ||
|
|
|
|
(p_first_filter->type == ETH_FILTER_TYPE_INNER_PAIR))
|
|
|
|
p_first_filter->vlan_id = cpu_to_le16(p_filter_cmd->vlan);
|
|
|
|
|
|
|
|
if ((p_first_filter->type == ETH_FILTER_TYPE_INNER_MAC_VNI_PAIR) ||
|
|
|
|
(p_first_filter->type == ETH_FILTER_TYPE_MAC_VNI_PAIR) ||
|
|
|
|
(p_first_filter->type == ETH_FILTER_TYPE_VNI))
|
|
|
|
p_first_filter->vni = cpu_to_le32(p_filter_cmd->vni);
|
|
|
|
|
|
|
|
if (p_filter_cmd->opcode == QED_FILTER_MOVE) {
|
|
|
|
p_second_filter->type = p_first_filter->type;
|
|
|
|
p_second_filter->mac_msb = p_first_filter->mac_msb;
|
|
|
|
p_second_filter->mac_mid = p_first_filter->mac_mid;
|
|
|
|
p_second_filter->mac_lsb = p_first_filter->mac_lsb;
|
|
|
|
p_second_filter->vlan_id = p_first_filter->vlan_id;
|
|
|
|
p_second_filter->vni = p_first_filter->vni;
|
|
|
|
|
|
|
|
p_first_filter->action = ETH_FILTER_ACTION_REMOVE;
|
|
|
|
|
|
|
|
p_first_filter->vport_id = vport_to_remove_from;
|
|
|
|
|
|
|
|
p_second_filter->action = ETH_FILTER_ACTION_ADD;
|
|
|
|
p_second_filter->vport_id = vport_to_add_to;
|
2016-02-16 02:22:35 +08:00
|
|
|
} else if (p_filter_cmd->opcode == QED_FILTER_REPLACE) {
|
|
|
|
p_first_filter->vport_id = vport_to_add_to;
|
|
|
|
memcpy(p_second_filter, p_first_filter,
|
|
|
|
sizeof(*p_second_filter));
|
|
|
|
p_first_filter->action = ETH_FILTER_ACTION_REMOVE_ALL;
|
|
|
|
p_second_filter->action = ETH_FILTER_ACTION_ADD;
|
2015-10-26 17:02:28 +08:00
|
|
|
} else {
|
|
|
|
action = qed_filter_action(p_filter_cmd->opcode);
|
|
|
|
|
|
|
|
if (action == MAX_ETH_FILTER_ACTION) {
|
|
|
|
DP_NOTICE(p_hwfn,
|
|
|
|
"%d is not supported yet\n",
|
|
|
|
p_filter_cmd->opcode);
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
p_first_filter->action = action;
|
|
|
|
p_first_filter->vport_id = (p_filter_cmd->opcode ==
|
|
|
|
QED_FILTER_REMOVE) ?
|
|
|
|
vport_to_remove_from :
|
|
|
|
vport_to_add_to;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2016-05-11 21:36:16 +08:00
|
|
|
int qed_sp_eth_filter_ucast(struct qed_hwfn *p_hwfn,
|
|
|
|
u16 opaque_fid,
|
|
|
|
struct qed_filter_ucast *p_filter_cmd,
|
|
|
|
enum spq_mode comp_mode,
|
|
|
|
struct qed_spq_comp_cb *p_comp_data)
|
2015-10-26 17:02:28 +08:00
|
|
|
{
|
|
|
|
struct vport_filter_update_ramrod_data *p_ramrod = NULL;
|
|
|
|
struct qed_spq_entry *p_ent = NULL;
|
|
|
|
struct eth_filter_cmd_header *p_header;
|
|
|
|
int rc;
|
|
|
|
|
|
|
|
rc = qed_filter_ucast_common(p_hwfn, opaque_fid, p_filter_cmd,
|
|
|
|
&p_ramrod, &p_ent,
|
|
|
|
comp_mode, p_comp_data);
|
|
|
|
if (rc != 0) {
|
|
|
|
DP_ERR(p_hwfn, "Uni. filter command failed %d\n", rc);
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
p_header = &p_ramrod->filter_cmd_hdr;
|
|
|
|
p_header->assert_on_error = p_filter_cmd->assert_on_error;
|
|
|
|
|
|
|
|
rc = qed_spq_post(p_hwfn, p_ent, NULL);
|
|
|
|
if (rc != 0) {
|
|
|
|
DP_ERR(p_hwfn,
|
|
|
|
"Unicast filter ADD command failed %d\n",
|
|
|
|
rc);
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
|
|
|
DP_VERBOSE(p_hwfn, QED_MSG_SP,
|
|
|
|
"Unicast filter configured, opcode = %s, type = %s, cmd_cnt = %d, is_rx_filter = %d, is_tx_filter = %d\n",
|
|
|
|
(p_filter_cmd->opcode == QED_FILTER_ADD) ? "ADD" :
|
|
|
|
((p_filter_cmd->opcode == QED_FILTER_REMOVE) ?
|
|
|
|
"REMOVE" :
|
|
|
|
((p_filter_cmd->opcode == QED_FILTER_MOVE) ?
|
|
|
|
"MOVE" : "REPLACE")),
|
|
|
|
(p_filter_cmd->type == QED_FILTER_MAC) ? "MAC" :
|
|
|
|
((p_filter_cmd->type == QED_FILTER_VLAN) ?
|
|
|
|
"VLAN" : "MAC & VLAN"),
|
|
|
|
p_ramrod->filter_cmd_hdr.cmd_cnt,
|
|
|
|
p_filter_cmd->is_rx_filter,
|
|
|
|
p_filter_cmd->is_tx_filter);
|
|
|
|
DP_VERBOSE(p_hwfn, QED_MSG_SP,
|
|
|
|
"vport_to_add_to = %d, vport_to_remove_from = %d, mac = %2x:%2x:%2x:%2x:%2x:%2x, vlan = %d\n",
|
|
|
|
p_filter_cmd->vport_to_add_to,
|
|
|
|
p_filter_cmd->vport_to_remove_from,
|
|
|
|
p_filter_cmd->mac[0],
|
|
|
|
p_filter_cmd->mac[1],
|
|
|
|
p_filter_cmd->mac[2],
|
|
|
|
p_filter_cmd->mac[3],
|
|
|
|
p_filter_cmd->mac[4],
|
|
|
|
p_filter_cmd->mac[5],
|
|
|
|
p_filter_cmd->vlan);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*******************************************************************************
|
|
|
|
* Description:
|
|
|
|
* Calculates crc 32 on a buffer
|
|
|
|
* Note: crc32_length MUST be aligned to 8
|
|
|
|
* Return:
|
|
|
|
******************************************************************************/
|
|
|
|
static u32 qed_calc_crc32c(u8 *crc32_packet,
|
|
|
|
u32 crc32_length,
|
|
|
|
u32 crc32_seed,
|
|
|
|
u8 complement)
|
|
|
|
{
|
|
|
|
u32 byte = 0;
|
|
|
|
u32 bit = 0;
|
|
|
|
u8 msb = 0;
|
|
|
|
u8 current_byte = 0;
|
|
|
|
u32 crc32_result = crc32_seed;
|
|
|
|
|
|
|
|
if ((!crc32_packet) ||
|
|
|
|
(crc32_length == 0) ||
|
|
|
|
((crc32_length % 8) != 0))
|
|
|
|
return crc32_result;
|
|
|
|
for (byte = 0; byte < crc32_length; byte++) {
|
|
|
|
current_byte = crc32_packet[byte];
|
|
|
|
for (bit = 0; bit < 8; bit++) {
|
|
|
|
msb = (u8)(crc32_result >> 31);
|
|
|
|
crc32_result = crc32_result << 1;
|
|
|
|
if (msb != (0x1 & (current_byte >> bit))) {
|
|
|
|
crc32_result = crc32_result ^ CRC32_POLY;
|
|
|
|
crc32_result |= 1; /*crc32_result[0] = 1;*/
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
return crc32_result;
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline u32 qed_crc32c_le(u32 seed,
|
|
|
|
u8 *mac,
|
|
|
|
u32 len)
|
|
|
|
{
|
|
|
|
u32 packet_buf[2] = { 0 };
|
|
|
|
|
|
|
|
memcpy((u8 *)(&packet_buf[0]), &mac[0], 6);
|
|
|
|
return qed_calc_crc32c((u8 *)packet_buf, 8, seed, 0);
|
|
|
|
}
|
|
|
|
|
2016-05-11 21:36:16 +08:00
|
|
|
u8 qed_mcast_bin_from_mac(u8 *mac)
|
2015-10-26 17:02:28 +08:00
|
|
|
{
|
|
|
|
u32 crc = qed_crc32c_le(ETH_MULTICAST_BIN_FROM_MAC_SEED,
|
|
|
|
mac, ETH_ALEN);
|
|
|
|
|
|
|
|
return crc & 0xff;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int
|
|
|
|
qed_sp_eth_filter_mcast(struct qed_hwfn *p_hwfn,
|
|
|
|
u16 opaque_fid,
|
|
|
|
struct qed_filter_mcast *p_filter_cmd,
|
|
|
|
enum spq_mode comp_mode,
|
|
|
|
struct qed_spq_comp_cb *p_comp_data)
|
|
|
|
{
|
|
|
|
unsigned long bins[ETH_MULTICAST_MAC_BINS_IN_REGS];
|
|
|
|
struct vport_update_ramrod_data *p_ramrod = NULL;
|
|
|
|
struct qed_spq_entry *p_ent = NULL;
|
2016-02-21 17:40:09 +08:00
|
|
|
struct qed_sp_init_data init_data;
|
2015-10-26 17:02:28 +08:00
|
|
|
u8 abs_vport_id = 0;
|
|
|
|
int rc, i;
|
|
|
|
|
|
|
|
if (p_filter_cmd->opcode == QED_FILTER_ADD) {
|
|
|
|
rc = qed_fw_vport(p_hwfn, p_filter_cmd->vport_to_add_to,
|
|
|
|
&abs_vport_id);
|
|
|
|
if (rc)
|
|
|
|
return rc;
|
|
|
|
} else {
|
|
|
|
rc = qed_fw_vport(p_hwfn, p_filter_cmd->vport_to_remove_from,
|
|
|
|
&abs_vport_id);
|
|
|
|
if (rc)
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
2016-02-21 17:40:09 +08:00
|
|
|
/* Get SPQ entry */
|
|
|
|
memset(&init_data, 0, sizeof(init_data));
|
|
|
|
init_data.cid = qed_spq_get_cid(p_hwfn);
|
|
|
|
init_data.opaque_fid = p_hwfn->hw_info.opaque_fid;
|
|
|
|
init_data.comp_mode = comp_mode;
|
|
|
|
init_data.p_comp_data = p_comp_data;
|
2015-10-26 17:02:28 +08:00
|
|
|
|
|
|
|
rc = qed_sp_init_request(p_hwfn, &p_ent,
|
|
|
|
ETH_RAMROD_VPORT_UPDATE,
|
2016-02-21 17:40:09 +08:00
|
|
|
PROTOCOLID_ETH, &init_data);
|
2015-10-26 17:02:28 +08:00
|
|
|
if (rc) {
|
|
|
|
DP_ERR(p_hwfn, "Multi-cast command failed %d\n", rc);
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
|
|
|
p_ramrod = &p_ent->ramrod.vport_update;
|
|
|
|
p_ramrod->common.update_approx_mcast_flg = 1;
|
|
|
|
|
|
|
|
/* explicitly clear out the entire vector */
|
|
|
|
memset(&p_ramrod->approx_mcast.bins, 0,
|
|
|
|
sizeof(p_ramrod->approx_mcast.bins));
|
|
|
|
memset(bins, 0, sizeof(unsigned long) *
|
|
|
|
ETH_MULTICAST_MAC_BINS_IN_REGS);
|
|
|
|
/* filter ADD op is explicit set op and it removes
|
|
|
|
* any existing filters for the vport
|
|
|
|
*/
|
|
|
|
if (p_filter_cmd->opcode == QED_FILTER_ADD) {
|
|
|
|
for (i = 0; i < p_filter_cmd->num_mc_addrs; i++) {
|
|
|
|
u32 bit;
|
|
|
|
|
|
|
|
bit = qed_mcast_bin_from_mac(p_filter_cmd->mac[i]);
|
|
|
|
__set_bit(bit, bins);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Convert to correct endianity */
|
|
|
|
for (i = 0; i < ETH_MULTICAST_MAC_BINS_IN_REGS; i++) {
|
|
|
|
u32 *p_bins = (u32 *)bins;
|
|
|
|
struct vport_update_ramrod_mcast *approx_mcast;
|
|
|
|
|
|
|
|
approx_mcast = &p_ramrod->approx_mcast;
|
|
|
|
approx_mcast->bins[i] = cpu_to_le32(p_bins[i]);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
p_ramrod->common.vport_id = abs_vport_id;
|
|
|
|
|
|
|
|
return qed_spq_post(p_hwfn, p_ent, NULL);
|
|
|
|
}
|
|
|
|
|
2016-05-11 21:36:16 +08:00
|
|
|
static int qed_filter_mcast_cmd(struct qed_dev *cdev,
|
|
|
|
struct qed_filter_mcast *p_filter_cmd,
|
|
|
|
enum spq_mode comp_mode,
|
|
|
|
struct qed_spq_comp_cb *p_comp_data)
|
2015-10-26 17:02:28 +08:00
|
|
|
{
|
|
|
|
int rc = 0;
|
|
|
|
int i;
|
|
|
|
|
|
|
|
/* only ADD and REMOVE operations are supported for multi-cast */
|
|
|
|
if ((p_filter_cmd->opcode != QED_FILTER_ADD &&
|
|
|
|
(p_filter_cmd->opcode != QED_FILTER_REMOVE)) ||
|
|
|
|
(p_filter_cmd->num_mc_addrs > QED_MAX_MC_ADDRS))
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
for_each_hwfn(cdev, i) {
|
|
|
|
struct qed_hwfn *p_hwfn = &cdev->hwfns[i];
|
|
|
|
|
|
|
|
u16 opaque_fid;
|
|
|
|
|
2016-05-11 21:36:16 +08:00
|
|
|
if (IS_VF(cdev)) {
|
|
|
|
qed_vf_pf_filter_mcast(p_hwfn, p_filter_cmd);
|
|
|
|
continue;
|
|
|
|
}
|
2015-10-26 17:02:28 +08:00
|
|
|
|
|
|
|
opaque_fid = p_hwfn->hw_info.opaque_fid;
|
|
|
|
|
|
|
|
rc = qed_sp_eth_filter_mcast(p_hwfn,
|
|
|
|
opaque_fid,
|
|
|
|
p_filter_cmd,
|
|
|
|
comp_mode,
|
|
|
|
p_comp_data);
|
|
|
|
}
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int qed_filter_ucast_cmd(struct qed_dev *cdev,
|
|
|
|
struct qed_filter_ucast *p_filter_cmd,
|
|
|
|
enum spq_mode comp_mode,
|
|
|
|
struct qed_spq_comp_cb *p_comp_data)
|
|
|
|
{
|
|
|
|
int rc = 0;
|
|
|
|
int i;
|
|
|
|
|
|
|
|
for_each_hwfn(cdev, i) {
|
|
|
|
struct qed_hwfn *p_hwfn = &cdev->hwfns[i];
|
|
|
|
u16 opaque_fid;
|
|
|
|
|
2016-05-11 21:36:16 +08:00
|
|
|
if (IS_VF(cdev)) {
|
|
|
|
rc = qed_vf_pf_filter_ucast(p_hwfn, p_filter_cmd);
|
|
|
|
continue;
|
|
|
|
}
|
2015-10-26 17:02:28 +08:00
|
|
|
|
|
|
|
opaque_fid = p_hwfn->hw_info.opaque_fid;
|
|
|
|
|
|
|
|
rc = qed_sp_eth_filter_ucast(p_hwfn,
|
|
|
|
opaque_fid,
|
|
|
|
p_filter_cmd,
|
|
|
|
comp_mode,
|
|
|
|
p_comp_data);
|
2016-05-11 21:36:16 +08:00
|
|
|
if (rc != 0)
|
|
|
|
break;
|
2015-10-26 17:02:28 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
2016-03-03 02:26:02 +08:00
|
|
|
/* Statistics related code */
|
|
|
|
static void __qed_get_vport_pstats_addrlen(struct qed_hwfn *p_hwfn,
|
|
|
|
u32 *p_addr,
|
2016-05-11 21:36:16 +08:00
|
|
|
u32 *p_len, u16 statistics_bin)
|
2016-03-03 02:26:02 +08:00
|
|
|
{
|
2016-05-11 21:36:16 +08:00
|
|
|
if (IS_PF(p_hwfn->cdev)) {
|
|
|
|
*p_addr = BAR0_MAP_REG_PSDM_RAM +
|
|
|
|
PSTORM_QUEUE_STAT_OFFSET(statistics_bin);
|
|
|
|
*p_len = sizeof(struct eth_pstorm_per_queue_stat);
|
|
|
|
} else {
|
|
|
|
struct qed_vf_iov *p_iov = p_hwfn->vf_iov_info;
|
|
|
|
struct pfvf_acquire_resp_tlv *p_resp = &p_iov->acquire_resp;
|
|
|
|
|
|
|
|
*p_addr = p_resp->pfdev_info.stats_info.pstats.address;
|
|
|
|
*p_len = p_resp->pfdev_info.stats_info.pstats.len;
|
|
|
|
}
|
2016-03-03 02:26:02 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
static void __qed_get_vport_pstats(struct qed_hwfn *p_hwfn,
|
|
|
|
struct qed_ptt *p_ptt,
|
|
|
|
struct qed_eth_stats *p_stats,
|
|
|
|
u16 statistics_bin)
|
|
|
|
{
|
|
|
|
struct eth_pstorm_per_queue_stat pstats;
|
|
|
|
u32 pstats_addr = 0, pstats_len = 0;
|
|
|
|
|
|
|
|
__qed_get_vport_pstats_addrlen(p_hwfn, &pstats_addr, &pstats_len,
|
|
|
|
statistics_bin);
|
|
|
|
|
|
|
|
memset(&pstats, 0, sizeof(pstats));
|
2016-05-11 21:36:16 +08:00
|
|
|
qed_memcpy_from(p_hwfn, p_ptt, &pstats, pstats_addr, pstats_len);
|
|
|
|
|
|
|
|
p_stats->tx_ucast_bytes += HILO_64_REGPAIR(pstats.sent_ucast_bytes);
|
|
|
|
p_stats->tx_mcast_bytes += HILO_64_REGPAIR(pstats.sent_mcast_bytes);
|
|
|
|
p_stats->tx_bcast_bytes += HILO_64_REGPAIR(pstats.sent_bcast_bytes);
|
|
|
|
p_stats->tx_ucast_pkts += HILO_64_REGPAIR(pstats.sent_ucast_pkts);
|
|
|
|
p_stats->tx_mcast_pkts += HILO_64_REGPAIR(pstats.sent_mcast_pkts);
|
|
|
|
p_stats->tx_bcast_pkts += HILO_64_REGPAIR(pstats.sent_bcast_pkts);
|
|
|
|
p_stats->tx_err_drop_pkts += HILO_64_REGPAIR(pstats.error_drop_pkts);
|
2016-03-03 02:26:02 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
static void __qed_get_vport_tstats(struct qed_hwfn *p_hwfn,
|
|
|
|
struct qed_ptt *p_ptt,
|
|
|
|
struct qed_eth_stats *p_stats,
|
|
|
|
u16 statistics_bin)
|
|
|
|
{
|
|
|
|
struct tstorm_per_port_stat tstats;
|
2016-05-11 21:36:16 +08:00
|
|
|
u32 tstats_addr, tstats_len;
|
2016-03-03 02:26:02 +08:00
|
|
|
|
2016-05-11 21:36:16 +08:00
|
|
|
if (IS_PF(p_hwfn->cdev)) {
|
|
|
|
tstats_addr = BAR0_MAP_REG_TSDM_RAM +
|
|
|
|
TSTORM_PORT_STAT_OFFSET(MFW_PORT(p_hwfn));
|
|
|
|
tstats_len = sizeof(struct tstorm_per_port_stat);
|
|
|
|
} else {
|
|
|
|
struct qed_vf_iov *p_iov = p_hwfn->vf_iov_info;
|
|
|
|
struct pfvf_acquire_resp_tlv *p_resp = &p_iov->acquire_resp;
|
|
|
|
|
|
|
|
tstats_addr = p_resp->pfdev_info.stats_info.tstats.address;
|
|
|
|
tstats_len = p_resp->pfdev_info.stats_info.tstats.len;
|
|
|
|
}
|
2016-03-03 02:26:02 +08:00
|
|
|
|
|
|
|
memset(&tstats, 0, sizeof(tstats));
|
2016-05-11 21:36:16 +08:00
|
|
|
qed_memcpy_from(p_hwfn, p_ptt, &tstats, tstats_addr, tstats_len);
|
2016-03-03 02:26:02 +08:00
|
|
|
|
|
|
|
p_stats->mftag_filter_discards +=
|
|
|
|
HILO_64_REGPAIR(tstats.mftag_filter_discard);
|
|
|
|
p_stats->mac_filter_discards +=
|
|
|
|
HILO_64_REGPAIR(tstats.eth_mac_filter_discard);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void __qed_get_vport_ustats_addrlen(struct qed_hwfn *p_hwfn,
|
|
|
|
u32 *p_addr,
|
2016-05-11 21:36:16 +08:00
|
|
|
u32 *p_len, u16 statistics_bin)
|
2016-03-03 02:26:02 +08:00
|
|
|
{
|
2016-05-11 21:36:16 +08:00
|
|
|
if (IS_PF(p_hwfn->cdev)) {
|
|
|
|
*p_addr = BAR0_MAP_REG_USDM_RAM +
|
|
|
|
USTORM_QUEUE_STAT_OFFSET(statistics_bin);
|
|
|
|
*p_len = sizeof(struct eth_ustorm_per_queue_stat);
|
|
|
|
} else {
|
|
|
|
struct qed_vf_iov *p_iov = p_hwfn->vf_iov_info;
|
|
|
|
struct pfvf_acquire_resp_tlv *p_resp = &p_iov->acquire_resp;
|
|
|
|
|
|
|
|
*p_addr = p_resp->pfdev_info.stats_info.ustats.address;
|
|
|
|
*p_len = p_resp->pfdev_info.stats_info.ustats.len;
|
|
|
|
}
|
2016-03-03 02:26:02 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
static void __qed_get_vport_ustats(struct qed_hwfn *p_hwfn,
|
|
|
|
struct qed_ptt *p_ptt,
|
|
|
|
struct qed_eth_stats *p_stats,
|
|
|
|
u16 statistics_bin)
|
|
|
|
{
|
|
|
|
struct eth_ustorm_per_queue_stat ustats;
|
|
|
|
u32 ustats_addr = 0, ustats_len = 0;
|
|
|
|
|
|
|
|
__qed_get_vport_ustats_addrlen(p_hwfn, &ustats_addr, &ustats_len,
|
|
|
|
statistics_bin);
|
|
|
|
|
|
|
|
memset(&ustats, 0, sizeof(ustats));
|
2016-05-11 21:36:16 +08:00
|
|
|
qed_memcpy_from(p_hwfn, p_ptt, &ustats, ustats_addr, ustats_len);
|
|
|
|
|
|
|
|
p_stats->rx_ucast_bytes += HILO_64_REGPAIR(ustats.rcv_ucast_bytes);
|
|
|
|
p_stats->rx_mcast_bytes += HILO_64_REGPAIR(ustats.rcv_mcast_bytes);
|
|
|
|
p_stats->rx_bcast_bytes += HILO_64_REGPAIR(ustats.rcv_bcast_bytes);
|
|
|
|
p_stats->rx_ucast_pkts += HILO_64_REGPAIR(ustats.rcv_ucast_pkts);
|
|
|
|
p_stats->rx_mcast_pkts += HILO_64_REGPAIR(ustats.rcv_mcast_pkts);
|
|
|
|
p_stats->rx_bcast_pkts += HILO_64_REGPAIR(ustats.rcv_bcast_pkts);
|
2016-03-03 02:26:02 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
static void __qed_get_vport_mstats_addrlen(struct qed_hwfn *p_hwfn,
|
|
|
|
u32 *p_addr,
|
2016-05-11 21:36:16 +08:00
|
|
|
u32 *p_len, u16 statistics_bin)
|
2016-03-03 02:26:02 +08:00
|
|
|
{
|
2016-05-11 21:36:16 +08:00
|
|
|
if (IS_PF(p_hwfn->cdev)) {
|
|
|
|
*p_addr = BAR0_MAP_REG_MSDM_RAM +
|
|
|
|
MSTORM_QUEUE_STAT_OFFSET(statistics_bin);
|
|
|
|
*p_len = sizeof(struct eth_mstorm_per_queue_stat);
|
|
|
|
} else {
|
|
|
|
struct qed_vf_iov *p_iov = p_hwfn->vf_iov_info;
|
|
|
|
struct pfvf_acquire_resp_tlv *p_resp = &p_iov->acquire_resp;
|
|
|
|
|
|
|
|
*p_addr = p_resp->pfdev_info.stats_info.mstats.address;
|
|
|
|
*p_len = p_resp->pfdev_info.stats_info.mstats.len;
|
|
|
|
}
|
2016-03-03 02:26:02 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
static void __qed_get_vport_mstats(struct qed_hwfn *p_hwfn,
|
|
|
|
struct qed_ptt *p_ptt,
|
|
|
|
struct qed_eth_stats *p_stats,
|
|
|
|
u16 statistics_bin)
|
|
|
|
{
|
|
|
|
struct eth_mstorm_per_queue_stat mstats;
|
|
|
|
u32 mstats_addr = 0, mstats_len = 0;
|
|
|
|
|
|
|
|
__qed_get_vport_mstats_addrlen(p_hwfn, &mstats_addr, &mstats_len,
|
|
|
|
statistics_bin);
|
|
|
|
|
|
|
|
memset(&mstats, 0, sizeof(mstats));
|
2016-05-11 21:36:16 +08:00
|
|
|
qed_memcpy_from(p_hwfn, p_ptt, &mstats, mstats_addr, mstats_len);
|
2016-03-03 02:26:02 +08:00
|
|
|
|
2016-05-11 21:36:16 +08:00
|
|
|
p_stats->no_buff_discards += HILO_64_REGPAIR(mstats.no_buff_discard);
|
2016-03-03 02:26:02 +08:00
|
|
|
p_stats->packet_too_big_discard +=
|
|
|
|
HILO_64_REGPAIR(mstats.packet_too_big_discard);
|
2016-05-11 21:36:16 +08:00
|
|
|
p_stats->ttl0_discard += HILO_64_REGPAIR(mstats.ttl0_discard);
|
2016-03-03 02:26:02 +08:00
|
|
|
p_stats->tpa_coalesced_pkts +=
|
|
|
|
HILO_64_REGPAIR(mstats.tpa_coalesced_pkts);
|
|
|
|
p_stats->tpa_coalesced_events +=
|
|
|
|
HILO_64_REGPAIR(mstats.tpa_coalesced_events);
|
2016-05-11 21:36:16 +08:00
|
|
|
p_stats->tpa_aborts_num += HILO_64_REGPAIR(mstats.tpa_aborts_num);
|
2016-03-03 02:26:02 +08:00
|
|
|
p_stats->tpa_coalesced_bytes +=
|
|
|
|
HILO_64_REGPAIR(mstats.tpa_coalesced_bytes);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void __qed_get_vport_port_stats(struct qed_hwfn *p_hwfn,
|
|
|
|
struct qed_ptt *p_ptt,
|
|
|
|
struct qed_eth_stats *p_stats)
|
|
|
|
{
|
|
|
|
struct port_stats port_stats;
|
|
|
|
int j;
|
|
|
|
|
|
|
|
memset(&port_stats, 0, sizeof(port_stats));
|
|
|
|
|
|
|
|
qed_memcpy_from(p_hwfn, p_ptt, &port_stats,
|
|
|
|
p_hwfn->mcp_info->port_addr +
|
|
|
|
offsetof(struct public_port, stats),
|
|
|
|
sizeof(port_stats));
|
|
|
|
|
|
|
|
p_stats->rx_64_byte_packets += port_stats.pmm.r64;
|
2016-04-22 13:41:01 +08:00
|
|
|
p_stats->rx_65_to_127_byte_packets += port_stats.pmm.r127;
|
|
|
|
p_stats->rx_128_to_255_byte_packets += port_stats.pmm.r255;
|
|
|
|
p_stats->rx_256_to_511_byte_packets += port_stats.pmm.r511;
|
|
|
|
p_stats->rx_512_to_1023_byte_packets += port_stats.pmm.r1023;
|
|
|
|
p_stats->rx_1024_to_1518_byte_packets += port_stats.pmm.r1518;
|
|
|
|
p_stats->rx_1519_to_1522_byte_packets += port_stats.pmm.r1522;
|
|
|
|
p_stats->rx_1519_to_2047_byte_packets += port_stats.pmm.r2047;
|
|
|
|
p_stats->rx_2048_to_4095_byte_packets += port_stats.pmm.r4095;
|
|
|
|
p_stats->rx_4096_to_9216_byte_packets += port_stats.pmm.r9216;
|
|
|
|
p_stats->rx_9217_to_16383_byte_packets += port_stats.pmm.r16383;
|
2016-03-03 02:26:02 +08:00
|
|
|
p_stats->rx_crc_errors += port_stats.pmm.rfcs;
|
|
|
|
p_stats->rx_mac_crtl_frames += port_stats.pmm.rxcf;
|
|
|
|
p_stats->rx_pause_frames += port_stats.pmm.rxpf;
|
|
|
|
p_stats->rx_pfc_frames += port_stats.pmm.rxpp;
|
|
|
|
p_stats->rx_align_errors += port_stats.pmm.raln;
|
|
|
|
p_stats->rx_carrier_errors += port_stats.pmm.rfcr;
|
|
|
|
p_stats->rx_oversize_packets += port_stats.pmm.rovr;
|
|
|
|
p_stats->rx_jabbers += port_stats.pmm.rjbr;
|
|
|
|
p_stats->rx_undersize_packets += port_stats.pmm.rund;
|
|
|
|
p_stats->rx_fragments += port_stats.pmm.rfrg;
|
|
|
|
p_stats->tx_64_byte_packets += port_stats.pmm.t64;
|
|
|
|
p_stats->tx_65_to_127_byte_packets += port_stats.pmm.t127;
|
|
|
|
p_stats->tx_128_to_255_byte_packets += port_stats.pmm.t255;
|
|
|
|
p_stats->tx_256_to_511_byte_packets += port_stats.pmm.t511;
|
|
|
|
p_stats->tx_512_to_1023_byte_packets += port_stats.pmm.t1023;
|
|
|
|
p_stats->tx_1024_to_1518_byte_packets += port_stats.pmm.t1518;
|
|
|
|
p_stats->tx_1519_to_2047_byte_packets += port_stats.pmm.t2047;
|
|
|
|
p_stats->tx_2048_to_4095_byte_packets += port_stats.pmm.t4095;
|
|
|
|
p_stats->tx_4096_to_9216_byte_packets += port_stats.pmm.t9216;
|
|
|
|
p_stats->tx_9217_to_16383_byte_packets += port_stats.pmm.t16383;
|
|
|
|
p_stats->tx_pause_frames += port_stats.pmm.txpf;
|
|
|
|
p_stats->tx_pfc_frames += port_stats.pmm.txpp;
|
|
|
|
p_stats->tx_lpi_entry_count += port_stats.pmm.tlpiec;
|
|
|
|
p_stats->tx_total_collisions += port_stats.pmm.tncl;
|
|
|
|
p_stats->rx_mac_bytes += port_stats.pmm.rbyte;
|
|
|
|
p_stats->rx_mac_uc_packets += port_stats.pmm.rxuca;
|
|
|
|
p_stats->rx_mac_mc_packets += port_stats.pmm.rxmca;
|
|
|
|
p_stats->rx_mac_bc_packets += port_stats.pmm.rxbca;
|
|
|
|
p_stats->rx_mac_frames_ok += port_stats.pmm.rxpok;
|
|
|
|
p_stats->tx_mac_bytes += port_stats.pmm.tbyte;
|
|
|
|
p_stats->tx_mac_uc_packets += port_stats.pmm.txuca;
|
|
|
|
p_stats->tx_mac_mc_packets += port_stats.pmm.txmca;
|
|
|
|
p_stats->tx_mac_bc_packets += port_stats.pmm.txbca;
|
|
|
|
p_stats->tx_mac_ctrl_frames += port_stats.pmm.txcf;
|
|
|
|
for (j = 0; j < 8; j++) {
|
|
|
|
p_stats->brb_truncates += port_stats.brb.brb_truncate[j];
|
|
|
|
p_stats->brb_discards += port_stats.brb.brb_discard[j];
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static void __qed_get_vport_stats(struct qed_hwfn *p_hwfn,
|
|
|
|
struct qed_ptt *p_ptt,
|
|
|
|
struct qed_eth_stats *stats,
|
2016-05-11 21:36:16 +08:00
|
|
|
u16 statistics_bin, bool b_get_port_stats)
|
2016-03-03 02:26:02 +08:00
|
|
|
{
|
|
|
|
__qed_get_vport_mstats(p_hwfn, p_ptt, stats, statistics_bin);
|
|
|
|
__qed_get_vport_ustats(p_hwfn, p_ptt, stats, statistics_bin);
|
|
|
|
__qed_get_vport_tstats(p_hwfn, p_ptt, stats, statistics_bin);
|
|
|
|
__qed_get_vport_pstats(p_hwfn, p_ptt, stats, statistics_bin);
|
|
|
|
|
2016-05-11 21:36:16 +08:00
|
|
|
if (b_get_port_stats && p_hwfn->mcp_info)
|
2016-03-03 02:26:02 +08:00
|
|
|
__qed_get_vport_port_stats(p_hwfn, p_ptt, stats);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void _qed_get_vport_stats(struct qed_dev *cdev,
|
|
|
|
struct qed_eth_stats *stats)
|
|
|
|
{
|
2016-05-11 21:36:16 +08:00
|
|
|
u8 fw_vport = 0;
|
|
|
|
int i;
|
2016-03-03 02:26:02 +08:00
|
|
|
|
|
|
|
memset(stats, 0, sizeof(*stats));
|
|
|
|
|
|
|
|
for_each_hwfn(cdev, i) {
|
|
|
|
struct qed_hwfn *p_hwfn = &cdev->hwfns[i];
|
2016-05-11 21:36:16 +08:00
|
|
|
struct qed_ptt *p_ptt = IS_PF(cdev) ? qed_ptt_acquire(p_hwfn)
|
|
|
|
: NULL;
|
|
|
|
|
|
|
|
if (IS_PF(cdev)) {
|
|
|
|
/* The main vport index is relative first */
|
|
|
|
if (qed_fw_vport(p_hwfn, 0, &fw_vport)) {
|
|
|
|
DP_ERR(p_hwfn, "No vport available!\n");
|
|
|
|
goto out;
|
|
|
|
}
|
2016-03-03 02:26:02 +08:00
|
|
|
}
|
|
|
|
|
2016-05-11 21:36:16 +08:00
|
|
|
if (IS_PF(cdev) && !p_ptt) {
|
2016-03-03 02:26:02 +08:00
|
|
|
DP_ERR(p_hwfn, "Failed to acquire ptt\n");
|
|
|
|
continue;
|
|
|
|
}
|
|
|
|
|
2016-05-11 21:36:16 +08:00
|
|
|
__qed_get_vport_stats(p_hwfn, p_ptt, stats, fw_vport,
|
|
|
|
IS_PF(cdev) ? true : false);
|
2016-03-03 02:26:02 +08:00
|
|
|
|
2016-05-11 21:36:16 +08:00
|
|
|
out:
|
|
|
|
if (IS_PF(cdev) && p_ptt)
|
|
|
|
qed_ptt_release(p_hwfn, p_ptt);
|
2016-03-03 02:26:02 +08:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
void qed_get_vport_stats(struct qed_dev *cdev,
|
|
|
|
struct qed_eth_stats *stats)
|
|
|
|
{
|
|
|
|
u32 i;
|
|
|
|
|
|
|
|
if (!cdev) {
|
|
|
|
memset(stats, 0, sizeof(*stats));
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
_qed_get_vport_stats(cdev, stats);
|
|
|
|
|
|
|
|
if (!cdev->reset_stats)
|
|
|
|
return;
|
|
|
|
|
|
|
|
/* Reduce the statistics baseline */
|
|
|
|
for (i = 0; i < sizeof(struct qed_eth_stats) / sizeof(u64); i++)
|
|
|
|
((u64 *)stats)[i] -= ((u64 *)cdev->reset_stats)[i];
|
|
|
|
}
|
|
|
|
|
|
|
|
/* zeroes V-PORT specific portion of stats (Port stats remains untouched) */
|
|
|
|
void qed_reset_vport_stats(struct qed_dev *cdev)
|
|
|
|
{
|
|
|
|
int i;
|
|
|
|
|
|
|
|
for_each_hwfn(cdev, i) {
|
|
|
|
struct qed_hwfn *p_hwfn = &cdev->hwfns[i];
|
|
|
|
struct eth_mstorm_per_queue_stat mstats;
|
|
|
|
struct eth_ustorm_per_queue_stat ustats;
|
|
|
|
struct eth_pstorm_per_queue_stat pstats;
|
2016-05-11 21:36:16 +08:00
|
|
|
struct qed_ptt *p_ptt = IS_PF(cdev) ? qed_ptt_acquire(p_hwfn)
|
|
|
|
: NULL;
|
2016-03-03 02:26:02 +08:00
|
|
|
u32 addr = 0, len = 0;
|
|
|
|
|
2016-05-11 21:36:16 +08:00
|
|
|
if (IS_PF(cdev) && !p_ptt) {
|
2016-03-03 02:26:02 +08:00
|
|
|
DP_ERR(p_hwfn, "Failed to acquire ptt\n");
|
|
|
|
continue;
|
|
|
|
}
|
|
|
|
|
|
|
|
memset(&mstats, 0, sizeof(mstats));
|
|
|
|
__qed_get_vport_mstats_addrlen(p_hwfn, &addr, &len, 0);
|
|
|
|
qed_memcpy_to(p_hwfn, p_ptt, addr, &mstats, len);
|
|
|
|
|
|
|
|
memset(&ustats, 0, sizeof(ustats));
|
|
|
|
__qed_get_vport_ustats_addrlen(p_hwfn, &addr, &len, 0);
|
|
|
|
qed_memcpy_to(p_hwfn, p_ptt, addr, &ustats, len);
|
|
|
|
|
|
|
|
memset(&pstats, 0, sizeof(pstats));
|
|
|
|
__qed_get_vport_pstats_addrlen(p_hwfn, &addr, &len, 0);
|
|
|
|
qed_memcpy_to(p_hwfn, p_ptt, addr, &pstats, len);
|
|
|
|
|
2016-05-11 21:36:16 +08:00
|
|
|
if (IS_PF(cdev))
|
|
|
|
qed_ptt_release(p_hwfn, p_ptt);
|
2016-03-03 02:26:02 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
/* PORT statistics are not necessarily reset, so we need to
|
|
|
|
* read and create a baseline for future statistics.
|
|
|
|
*/
|
|
|
|
if (!cdev->reset_stats)
|
|
|
|
DP_INFO(cdev, "Reset stats not allocated\n");
|
|
|
|
else
|
|
|
|
_qed_get_vport_stats(cdev, cdev->reset_stats);
|
|
|
|
}
|
|
|
|
|
2015-10-26 17:02:26 +08:00
|
|
|
static int qed_fill_eth_dev_info(struct qed_dev *cdev,
|
|
|
|
struct qed_dev_eth_info *info)
|
|
|
|
{
|
|
|
|
int i;
|
|
|
|
|
|
|
|
memset(info, 0, sizeof(*info));
|
|
|
|
|
|
|
|
info->num_tc = 1;
|
|
|
|
|
2016-05-11 21:36:14 +08:00
|
|
|
if (IS_PF(cdev)) {
|
|
|
|
if (cdev->int_params.out.int_mode == QED_INT_MODE_MSIX) {
|
|
|
|
for_each_hwfn(cdev, i)
|
|
|
|
info->num_queues +=
|
|
|
|
FEAT_NUM(&cdev->hwfns[i], QED_PF_L2_QUE);
|
|
|
|
if (cdev->int_params.fp_msix_cnt)
|
|
|
|
info->num_queues =
|
|
|
|
min_t(u8, info->num_queues,
|
|
|
|
cdev->int_params.fp_msix_cnt);
|
|
|
|
} else {
|
|
|
|
info->num_queues = cdev->num_hwfns;
|
|
|
|
}
|
|
|
|
|
|
|
|
info->num_vlan_filters = RESC_NUM(&cdev->hwfns[0], QED_VLAN);
|
|
|
|
ether_addr_copy(info->port_mac,
|
|
|
|
cdev->hwfns[0].hw_info.hw_mac_addr);
|
2015-10-26 17:02:26 +08:00
|
|
|
} else {
|
2016-05-11 21:36:14 +08:00
|
|
|
qed_vf_get_num_rxqs(QED_LEADING_HWFN(cdev), &info->num_queues);
|
|
|
|
if (cdev->num_hwfns > 1) {
|
|
|
|
u8 queues = 0;
|
2015-10-26 17:02:26 +08:00
|
|
|
|
2016-05-11 21:36:14 +08:00
|
|
|
qed_vf_get_num_rxqs(&cdev->hwfns[1], &queues);
|
|
|
|
info->num_queues += queues;
|
|
|
|
}
|
|
|
|
|
|
|
|
qed_vf_get_num_vlan_filters(&cdev->hwfns[0],
|
|
|
|
&info->num_vlan_filters);
|
|
|
|
qed_vf_get_port_mac(&cdev->hwfns[0], info->port_mac);
|
|
|
|
}
|
2015-10-26 17:02:26 +08:00
|
|
|
|
|
|
|
qed_fill_dev_info(cdev, &info->common);
|
|
|
|
|
2016-05-11 21:36:14 +08:00
|
|
|
if (IS_VF(cdev))
|
|
|
|
memset(info->common.hw_mac, 0, ETH_ALEN);
|
|
|
|
|
2015-10-26 17:02:26 +08:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2015-10-26 17:02:31 +08:00
|
|
|
static void qed_register_eth_ops(struct qed_dev *cdev,
|
2016-05-11 21:36:14 +08:00
|
|
|
struct qed_eth_cb_ops *ops, void *cookie)
|
2015-10-26 17:02:31 +08:00
|
|
|
{
|
2016-05-11 21:36:14 +08:00
|
|
|
cdev->protocol_ops.eth = ops;
|
|
|
|
cdev->ops_cookie = cookie;
|
|
|
|
|
|
|
|
/* For VF, we start bulletin reading */
|
|
|
|
if (IS_VF(cdev))
|
|
|
|
qed_vf_start_iov_wq(cdev);
|
2015-10-26 17:02:31 +08:00
|
|
|
}
|
|
|
|
|
2015-10-26 17:02:28 +08:00
|
|
|
static int qed_start_vport(struct qed_dev *cdev,
|
2016-03-05 01:35:05 +08:00
|
|
|
struct qed_start_vport_params *params)
|
2015-10-26 17:02:28 +08:00
|
|
|
{
|
|
|
|
int rc, i;
|
|
|
|
|
|
|
|
for_each_hwfn(cdev, i) {
|
2016-03-05 01:35:05 +08:00
|
|
|
struct qed_sp_vport_start_params start = { 0 };
|
2015-10-26 17:02:28 +08:00
|
|
|
struct qed_hwfn *p_hwfn = &cdev->hwfns[i];
|
|
|
|
|
2016-03-05 01:35:05 +08:00
|
|
|
start.tpa_mode = params->gro_enable ? QED_TPA_MODE_GRO :
|
|
|
|
QED_TPA_MODE_NONE;
|
|
|
|
start.remove_inner_vlan = params->remove_inner_vlan;
|
|
|
|
start.drop_ttl0 = params->drop_ttl0;
|
|
|
|
start.opaque_fid = p_hwfn->hw_info.opaque_fid;
|
|
|
|
start.concrete_fid = p_hwfn->hw_info.concrete_fid;
|
|
|
|
start.vport_id = params->vport_id;
|
|
|
|
start.max_buffers_per_cqe = 16;
|
|
|
|
start.mtu = params->mtu;
|
|
|
|
|
|
|
|
rc = qed_sp_vport_start(p_hwfn, &start);
|
2015-10-26 17:02:28 +08:00
|
|
|
if (rc) {
|
|
|
|
DP_ERR(cdev, "Failed to start VPORT\n");
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
|
|
|
qed_hw_start_fastpath(p_hwfn);
|
|
|
|
|
|
|
|
DP_VERBOSE(cdev, (QED_MSG_SPQ | NETIF_MSG_IFUP),
|
|
|
|
"Started V-PORT %d with MTU %d\n",
|
2016-03-05 01:35:05 +08:00
|
|
|
start.vport_id, start.mtu);
|
2015-10-26 17:02:28 +08:00
|
|
|
}
|
|
|
|
|
2015-10-26 17:02:33 +08:00
|
|
|
qed_reset_vport_stats(cdev);
|
|
|
|
|
2015-10-26 17:02:28 +08:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int qed_stop_vport(struct qed_dev *cdev,
|
|
|
|
u8 vport_id)
|
|
|
|
{
|
|
|
|
int rc, i;
|
|
|
|
|
|
|
|
for_each_hwfn(cdev, i) {
|
|
|
|
struct qed_hwfn *p_hwfn = &cdev->hwfns[i];
|
|
|
|
|
|
|
|
rc = qed_sp_vport_stop(p_hwfn,
|
|
|
|
p_hwfn->hw_info.opaque_fid,
|
|
|
|
vport_id);
|
|
|
|
|
|
|
|
if (rc) {
|
|
|
|
DP_ERR(cdev, "Failed to stop VPORT\n");
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int qed_update_vport(struct qed_dev *cdev,
|
|
|
|
struct qed_update_vport_params *params)
|
|
|
|
{
|
|
|
|
struct qed_sp_vport_update_params sp_params;
|
|
|
|
struct qed_rss_params sp_rss_params;
|
|
|
|
int rc, i;
|
|
|
|
|
|
|
|
if (!cdev)
|
|
|
|
return -ENODEV;
|
|
|
|
|
|
|
|
memset(&sp_params, 0, sizeof(sp_params));
|
|
|
|
memset(&sp_rss_params, 0, sizeof(sp_rss_params));
|
|
|
|
|
|
|
|
/* Translate protocol params into sp params */
|
|
|
|
sp_params.vport_id = params->vport_id;
|
|
|
|
sp_params.update_vport_active_rx_flg =
|
|
|
|
params->update_vport_active_flg;
|
|
|
|
sp_params.update_vport_active_tx_flg =
|
|
|
|
params->update_vport_active_flg;
|
|
|
|
sp_params.vport_active_rx_flg = params->vport_active_flg;
|
|
|
|
sp_params.vport_active_tx_flg = params->vport_active_flg;
|
2016-02-18 23:00:39 +08:00
|
|
|
sp_params.accept_any_vlan = params->accept_any_vlan;
|
|
|
|
sp_params.update_accept_any_vlan_flg =
|
|
|
|
params->update_accept_any_vlan_flg;
|
2015-10-26 17:02:28 +08:00
|
|
|
|
|
|
|
/* RSS - is a bit tricky, since upper-layer isn't familiar with hwfns.
|
|
|
|
* We need to re-fix the rss values per engine for CMT.
|
|
|
|
*/
|
|
|
|
if (cdev->num_hwfns > 1 && params->update_rss_flg) {
|
|
|
|
struct qed_update_vport_rss_params *rss =
|
|
|
|
¶ms->rss_params;
|
|
|
|
int k, max = 0;
|
|
|
|
|
|
|
|
/* Find largest entry, since it's possible RSS needs to
|
|
|
|
* be disabled [in case only 1 queue per-hwfn]
|
|
|
|
*/
|
|
|
|
for (k = 0; k < QED_RSS_IND_TABLE_SIZE; k++)
|
|
|
|
max = (max > rss->rss_ind_table[k]) ?
|
|
|
|
max : rss->rss_ind_table[k];
|
|
|
|
|
|
|
|
/* Either fix RSS values or disable RSS */
|
|
|
|
if (cdev->num_hwfns < max + 1) {
|
|
|
|
int divisor = (max + cdev->num_hwfns - 1) /
|
|
|
|
cdev->num_hwfns;
|
|
|
|
|
|
|
|
DP_VERBOSE(cdev, (QED_MSG_SPQ | NETIF_MSG_IFUP),
|
|
|
|
"CMT - fixing RSS values (modulo %02x)\n",
|
|
|
|
divisor);
|
|
|
|
|
|
|
|
for (k = 0; k < QED_RSS_IND_TABLE_SIZE; k++)
|
|
|
|
rss->rss_ind_table[k] =
|
|
|
|
rss->rss_ind_table[k] % divisor;
|
|
|
|
} else {
|
|
|
|
DP_VERBOSE(cdev, (QED_MSG_SPQ | NETIF_MSG_IFUP),
|
|
|
|
"CMT - 1 queue per-hwfn; Disabling RSS\n");
|
|
|
|
params->update_rss_flg = 0;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Now, update the RSS configuration for actual configuration */
|
|
|
|
if (params->update_rss_flg) {
|
|
|
|
sp_rss_params.update_rss_config = 1;
|
|
|
|
sp_rss_params.rss_enable = 1;
|
|
|
|
sp_rss_params.update_rss_capabilities = 1;
|
|
|
|
sp_rss_params.update_rss_ind_table = 1;
|
|
|
|
sp_rss_params.update_rss_key = 1;
|
2016-04-10 17:43:00 +08:00
|
|
|
sp_rss_params.rss_caps = params->rss_params.rss_caps;
|
2015-10-26 17:02:28 +08:00
|
|
|
sp_rss_params.rss_table_size_log = 7; /* 2^7 = 128 */
|
|
|
|
memcpy(sp_rss_params.rss_ind_table,
|
|
|
|
params->rss_params.rss_ind_table,
|
|
|
|
QED_RSS_IND_TABLE_SIZE * sizeof(u16));
|
|
|
|
memcpy(sp_rss_params.rss_key, params->rss_params.rss_key,
|
|
|
|
QED_RSS_KEY_SIZE * sizeof(u32));
|
|
|
|
}
|
|
|
|
sp_params.rss_params = &sp_rss_params;
|
|
|
|
|
|
|
|
for_each_hwfn(cdev, i) {
|
|
|
|
struct qed_hwfn *p_hwfn = &cdev->hwfns[i];
|
|
|
|
|
|
|
|
sp_params.opaque_fid = p_hwfn->hw_info.opaque_fid;
|
|
|
|
rc = qed_sp_vport_update(p_hwfn, &sp_params,
|
|
|
|
QED_SPQ_MODE_EBLOCK,
|
|
|
|
NULL);
|
|
|
|
if (rc) {
|
|
|
|
DP_ERR(cdev, "Failed to update VPORT\n");
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
|
|
|
DP_VERBOSE(cdev, (QED_MSG_SPQ | NETIF_MSG_IFUP),
|
|
|
|
"Updated V-PORT %d: active_flag %d [update %d]\n",
|
|
|
|
params->vport_id, params->vport_active_flg,
|
|
|
|
params->update_vport_active_flg);
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int qed_start_rxq(struct qed_dev *cdev,
|
|
|
|
struct qed_queue_start_common_params *params,
|
|
|
|
u16 bd_max_bytes,
|
|
|
|
dma_addr_t bd_chain_phys_addr,
|
|
|
|
dma_addr_t cqe_pbl_addr,
|
|
|
|
u16 cqe_pbl_size,
|
|
|
|
void __iomem **pp_prod)
|
|
|
|
{
|
|
|
|
int rc, hwfn_index;
|
|
|
|
struct qed_hwfn *p_hwfn;
|
|
|
|
|
|
|
|
hwfn_index = params->rss_id % cdev->num_hwfns;
|
|
|
|
p_hwfn = &cdev->hwfns[hwfn_index];
|
|
|
|
|
|
|
|
/* Fix queue ID in 100g mode */
|
|
|
|
params->queue_id /= cdev->num_hwfns;
|
|
|
|
|
|
|
|
rc = qed_sp_eth_rx_queue_start(p_hwfn,
|
|
|
|
p_hwfn->hw_info.opaque_fid,
|
|
|
|
params,
|
|
|
|
bd_max_bytes,
|
|
|
|
bd_chain_phys_addr,
|
|
|
|
cqe_pbl_addr,
|
|
|
|
cqe_pbl_size,
|
|
|
|
pp_prod);
|
|
|
|
|
|
|
|
if (rc) {
|
|
|
|
DP_ERR(cdev, "Failed to start RXQ#%d\n", params->queue_id);
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
|
|
|
DP_VERBOSE(cdev, (QED_MSG_SPQ | NETIF_MSG_IFUP),
|
|
|
|
"Started RX-Q %d [rss %d] on V-PORT %d and SB %d\n",
|
|
|
|
params->queue_id, params->rss_id, params->vport_id,
|
|
|
|
params->sb);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int qed_stop_rxq(struct qed_dev *cdev,
|
|
|
|
struct qed_stop_rxq_params *params)
|
|
|
|
{
|
|
|
|
int rc, hwfn_index;
|
|
|
|
struct qed_hwfn *p_hwfn;
|
|
|
|
|
|
|
|
hwfn_index = params->rss_id % cdev->num_hwfns;
|
|
|
|
p_hwfn = &cdev->hwfns[hwfn_index];
|
|
|
|
|
|
|
|
rc = qed_sp_eth_rx_queue_stop(p_hwfn,
|
|
|
|
params->rx_queue_id / cdev->num_hwfns,
|
|
|
|
params->eq_completion_only,
|
|
|
|
false);
|
|
|
|
if (rc) {
|
|
|
|
DP_ERR(cdev, "Failed to stop RXQ#%d\n", params->rx_queue_id);
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int qed_start_txq(struct qed_dev *cdev,
|
|
|
|
struct qed_queue_start_common_params *p_params,
|
|
|
|
dma_addr_t pbl_addr,
|
|
|
|
u16 pbl_size,
|
|
|
|
void __iomem **pp_doorbell)
|
|
|
|
{
|
|
|
|
struct qed_hwfn *p_hwfn;
|
|
|
|
int rc, hwfn_index;
|
|
|
|
|
|
|
|
hwfn_index = p_params->rss_id % cdev->num_hwfns;
|
|
|
|
p_hwfn = &cdev->hwfns[hwfn_index];
|
|
|
|
|
|
|
|
/* Fix queue ID in 100g mode */
|
|
|
|
p_params->queue_id /= cdev->num_hwfns;
|
|
|
|
|
|
|
|
rc = qed_sp_eth_tx_queue_start(p_hwfn,
|
|
|
|
p_hwfn->hw_info.opaque_fid,
|
|
|
|
p_params,
|
|
|
|
pbl_addr,
|
|
|
|
pbl_size,
|
|
|
|
pp_doorbell);
|
|
|
|
|
|
|
|
if (rc) {
|
|
|
|
DP_ERR(cdev, "Failed to start TXQ#%d\n", p_params->queue_id);
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
|
|
|
DP_VERBOSE(cdev, (QED_MSG_SPQ | NETIF_MSG_IFUP),
|
|
|
|
"Started TX-Q %d [rss %d] on V-PORT %d and SB %d\n",
|
|
|
|
p_params->queue_id, p_params->rss_id, p_params->vport_id,
|
|
|
|
p_params->sb);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
#define QED_HW_STOP_RETRY_LIMIT (10)
|
|
|
|
static int qed_fastpath_stop(struct qed_dev *cdev)
|
|
|
|
{
|
|
|
|
qed_hw_stop_fastpath(cdev);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int qed_stop_txq(struct qed_dev *cdev,
|
|
|
|
struct qed_stop_txq_params *params)
|
|
|
|
{
|
|
|
|
struct qed_hwfn *p_hwfn;
|
|
|
|
int rc, hwfn_index;
|
|
|
|
|
|
|
|
hwfn_index = params->rss_id % cdev->num_hwfns;
|
|
|
|
p_hwfn = &cdev->hwfns[hwfn_index];
|
|
|
|
|
|
|
|
rc = qed_sp_eth_tx_queue_stop(p_hwfn,
|
|
|
|
params->tx_queue_id / cdev->num_hwfns);
|
|
|
|
if (rc) {
|
|
|
|
DP_ERR(cdev, "Failed to stop TXQ#%d\n", params->tx_queue_id);
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2016-04-14 13:38:29 +08:00
|
|
|
static int qed_tunn_configure(struct qed_dev *cdev,
|
|
|
|
struct qed_tunn_params *tunn_params)
|
|
|
|
{
|
|
|
|
struct qed_tunn_update_params tunn_info;
|
|
|
|
int i, rc;
|
|
|
|
|
2016-05-11 21:36:14 +08:00
|
|
|
if (IS_VF(cdev))
|
|
|
|
return 0;
|
|
|
|
|
2016-04-14 13:38:29 +08:00
|
|
|
memset(&tunn_info, 0, sizeof(tunn_info));
|
|
|
|
if (tunn_params->update_vxlan_port == 1) {
|
|
|
|
tunn_info.update_vxlan_udp_port = 1;
|
|
|
|
tunn_info.vxlan_udp_port = tunn_params->vxlan_port;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (tunn_params->update_geneve_port == 1) {
|
|
|
|
tunn_info.update_geneve_udp_port = 1;
|
|
|
|
tunn_info.geneve_udp_port = tunn_params->geneve_port;
|
|
|
|
}
|
|
|
|
|
|
|
|
for_each_hwfn(cdev, i) {
|
|
|
|
struct qed_hwfn *hwfn = &cdev->hwfns[i];
|
|
|
|
|
|
|
|
rc = qed_sp_pf_update_tunn_cfg(hwfn, &tunn_info,
|
|
|
|
QED_SPQ_MODE_EBLOCK, NULL);
|
|
|
|
|
|
|
|
if (rc)
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2015-10-26 17:02:28 +08:00
|
|
|
static int qed_configure_filter_rx_mode(struct qed_dev *cdev,
|
|
|
|
enum qed_filter_rx_mode_type type)
|
|
|
|
{
|
|
|
|
struct qed_filter_accept_flags accept_flags;
|
|
|
|
|
|
|
|
memset(&accept_flags, 0, sizeof(accept_flags));
|
|
|
|
|
|
|
|
accept_flags.update_rx_mode_config = 1;
|
|
|
|
accept_flags.update_tx_mode_config = 1;
|
|
|
|
accept_flags.rx_accept_filter = QED_ACCEPT_UCAST_MATCHED |
|
|
|
|
QED_ACCEPT_MCAST_MATCHED |
|
|
|
|
QED_ACCEPT_BCAST;
|
|
|
|
accept_flags.tx_accept_filter = QED_ACCEPT_UCAST_MATCHED |
|
|
|
|
QED_ACCEPT_MCAST_MATCHED |
|
|
|
|
QED_ACCEPT_BCAST;
|
|
|
|
|
|
|
|
if (type == QED_FILTER_RX_MODE_TYPE_PROMISC)
|
|
|
|
accept_flags.rx_accept_filter |= QED_ACCEPT_UCAST_UNMATCHED |
|
|
|
|
QED_ACCEPT_MCAST_UNMATCHED;
|
|
|
|
else if (type == QED_FILTER_RX_MODE_TYPE_MULTI_PROMISC)
|
|
|
|
accept_flags.rx_accept_filter |= QED_ACCEPT_MCAST_UNMATCHED;
|
|
|
|
|
2016-02-18 23:00:39 +08:00
|
|
|
return qed_filter_accept_cmd(cdev, 0, accept_flags, false, false,
|
2015-10-26 17:02:28 +08:00
|
|
|
QED_SPQ_MODE_CB, NULL);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int qed_configure_filter_ucast(struct qed_dev *cdev,
|
|
|
|
struct qed_filter_ucast_params *params)
|
|
|
|
{
|
|
|
|
struct qed_filter_ucast ucast;
|
|
|
|
|
|
|
|
if (!params->vlan_valid && !params->mac_valid) {
|
|
|
|
DP_NOTICE(
|
|
|
|
cdev,
|
|
|
|
"Tried configuring a unicast filter, but both MAC and VLAN are not set\n");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
memset(&ucast, 0, sizeof(ucast));
|
|
|
|
switch (params->type) {
|
|
|
|
case QED_FILTER_XCAST_TYPE_ADD:
|
|
|
|
ucast.opcode = QED_FILTER_ADD;
|
|
|
|
break;
|
|
|
|
case QED_FILTER_XCAST_TYPE_DEL:
|
|
|
|
ucast.opcode = QED_FILTER_REMOVE;
|
|
|
|
break;
|
|
|
|
case QED_FILTER_XCAST_TYPE_REPLACE:
|
|
|
|
ucast.opcode = QED_FILTER_REPLACE;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
DP_NOTICE(cdev, "Unknown unicast filter type %d\n",
|
|
|
|
params->type);
|
|
|
|
}
|
|
|
|
|
|
|
|
if (params->vlan_valid && params->mac_valid) {
|
|
|
|
ucast.type = QED_FILTER_MAC_VLAN;
|
|
|
|
ether_addr_copy(ucast.mac, params->mac);
|
|
|
|
ucast.vlan = params->vlan;
|
|
|
|
} else if (params->mac_valid) {
|
|
|
|
ucast.type = QED_FILTER_MAC;
|
|
|
|
ether_addr_copy(ucast.mac, params->mac);
|
|
|
|
} else {
|
|
|
|
ucast.type = QED_FILTER_VLAN;
|
|
|
|
ucast.vlan = params->vlan;
|
|
|
|
}
|
|
|
|
|
|
|
|
ucast.is_rx_filter = true;
|
|
|
|
ucast.is_tx_filter = true;
|
|
|
|
|
|
|
|
return qed_filter_ucast_cmd(cdev, &ucast, QED_SPQ_MODE_CB, NULL);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int qed_configure_filter_mcast(struct qed_dev *cdev,
|
|
|
|
struct qed_filter_mcast_params *params)
|
|
|
|
{
|
|
|
|
struct qed_filter_mcast mcast;
|
|
|
|
int i;
|
|
|
|
|
|
|
|
memset(&mcast, 0, sizeof(mcast));
|
|
|
|
switch (params->type) {
|
|
|
|
case QED_FILTER_XCAST_TYPE_ADD:
|
|
|
|
mcast.opcode = QED_FILTER_ADD;
|
|
|
|
break;
|
|
|
|
case QED_FILTER_XCAST_TYPE_DEL:
|
|
|
|
mcast.opcode = QED_FILTER_REMOVE;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
DP_NOTICE(cdev, "Unknown multicast filter type %d\n",
|
|
|
|
params->type);
|
|
|
|
}
|
|
|
|
|
|
|
|
mcast.num_mc_addrs = params->num;
|
|
|
|
for (i = 0; i < mcast.num_mc_addrs; i++)
|
|
|
|
ether_addr_copy(mcast.mac[i], params->mac[i]);
|
|
|
|
|
|
|
|
return qed_filter_mcast_cmd(cdev, &mcast,
|
|
|
|
QED_SPQ_MODE_CB, NULL);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int qed_configure_filter(struct qed_dev *cdev,
|
|
|
|
struct qed_filter_params *params)
|
|
|
|
{
|
|
|
|
enum qed_filter_rx_mode_type accept_flags;
|
|
|
|
|
|
|
|
switch (params->type) {
|
|
|
|
case QED_FILTER_TYPE_UCAST:
|
|
|
|
return qed_configure_filter_ucast(cdev, ¶ms->filter.ucast);
|
|
|
|
case QED_FILTER_TYPE_MCAST:
|
|
|
|
return qed_configure_filter_mcast(cdev, ¶ms->filter.mcast);
|
|
|
|
case QED_FILTER_TYPE_RX_MODE:
|
|
|
|
accept_flags = params->filter.accept_flags;
|
|
|
|
return qed_configure_filter_rx_mode(cdev, accept_flags);
|
|
|
|
default:
|
|
|
|
DP_NOTICE(cdev, "Unknown filter type %d\n",
|
|
|
|
(int)params->type);
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static int qed_fp_cqe_completion(struct qed_dev *dev,
|
|
|
|
u8 rss_id,
|
|
|
|
struct eth_slow_path_rx_cqe *cqe)
|
|
|
|
{
|
|
|
|
return qed_eth_cqe_completion(&dev->hwfns[rss_id % dev->num_hwfns],
|
|
|
|
cqe);
|
|
|
|
}
|
|
|
|
|
2016-05-11 21:36:15 +08:00
|
|
|
#ifdef CONFIG_QED_SRIOV
|
|
|
|
extern const struct qed_iov_hv_ops qed_iov_ops_pass;
|
|
|
|
#endif
|
|
|
|
|
2015-10-26 17:02:26 +08:00
|
|
|
static const struct qed_eth_ops qed_eth_ops_pass = {
|
|
|
|
.common = &qed_common_ops_pass,
|
2016-05-11 21:36:15 +08:00
|
|
|
#ifdef CONFIG_QED_SRIOV
|
|
|
|
.iov = &qed_iov_ops_pass,
|
|
|
|
#endif
|
2015-10-26 17:02:26 +08:00
|
|
|
.fill_dev_info = &qed_fill_eth_dev_info,
|
2015-10-26 17:02:31 +08:00
|
|
|
.register_ops = &qed_register_eth_ops,
|
2015-10-26 17:02:28 +08:00
|
|
|
.vport_start = &qed_start_vport,
|
|
|
|
.vport_stop = &qed_stop_vport,
|
|
|
|
.vport_update = &qed_update_vport,
|
|
|
|
.q_rx_start = &qed_start_rxq,
|
|
|
|
.q_rx_stop = &qed_stop_rxq,
|
|
|
|
.q_tx_start = &qed_start_txq,
|
|
|
|
.q_tx_stop = &qed_stop_txq,
|
|
|
|
.filter_config = &qed_configure_filter,
|
|
|
|
.fastpath_stop = &qed_fastpath_stop,
|
|
|
|
.eth_cqe_completion = &qed_fp_cqe_completion,
|
2015-10-26 17:02:33 +08:00
|
|
|
.get_vport_stats = &qed_get_vport_stats,
|
2016-04-14 13:38:29 +08:00
|
|
|
.tunn_config = &qed_tunn_configure,
|
2015-10-26 17:02:26 +08:00
|
|
|
};
|
|
|
|
|
2016-04-10 17:42:59 +08:00
|
|
|
const struct qed_eth_ops *qed_get_eth_ops(void)
|
2015-10-26 17:02:26 +08:00
|
|
|
{
|
|
|
|
return &qed_eth_ops_pass;
|
|
|
|
}
|
|
|
|
EXPORT_SYMBOL(qed_get_eth_ops);
|
|
|
|
|
|
|
|
void qed_put_eth_ops(void)
|
|
|
|
{
|
|
|
|
/* TODO - reference count for module? */
|
|
|
|
}
|
|
|
|
EXPORT_SYMBOL(qed_put_eth_ops);
|