2019-05-27 14:55:08 +08:00
|
|
|
// SPDX-License-Identifier: GPL-2.0-or-later
|
2011-09-06 15:05:25 +08:00
|
|
|
/*
|
2013-03-21 07:39:42 +08:00
|
|
|
* Copyright 2011-2013 Freescale Semiconductor, Inc.
|
2011-09-06 15:05:25 +08:00
|
|
|
* Copyright 2011 Linaro Ltd.
|
|
|
|
*/
|
|
|
|
|
2012-04-24 14:19:13 +08:00
|
|
|
#include <linux/clk.h>
|
2012-11-06 06:18:28 +08:00
|
|
|
#include <linux/irqchip.h>
|
2011-09-06 15:05:25 +08:00
|
|
|
#include <linux/of_platform.h>
|
2013-10-23 12:51:28 +08:00
|
|
|
#include <linux/pci.h>
|
2011-12-14 09:26:47 +08:00
|
|
|
#include <linux/phy.h>
|
2012-09-05 10:57:15 +08:00
|
|
|
#include <linux/regmap.h>
|
2011-12-14 09:26:47 +08:00
|
|
|
#include <linux/micrel_phy.h>
|
2012-09-05 10:57:15 +08:00
|
|
|
#include <linux/mfd/syscon.h>
|
2013-06-26 21:08:49 +08:00
|
|
|
#include <linux/mfd/syscon/imx6q-iomuxc-gpr.h>
|
2011-09-06 15:05:25 +08:00
|
|
|
#include <asm/mach/arch.h>
|
2013-01-17 16:37:42 +08:00
|
|
|
#include <asm/mach/map.h>
|
2011-09-06 15:05:25 +08:00
|
|
|
|
2012-09-13 21:01:00 +08:00
|
|
|
#include "common.h"
|
2012-09-13 21:12:50 +08:00
|
|
|
#include "cpuidle.h"
|
2012-09-14 14:14:45 +08:00
|
|
|
#include "hardware.h"
|
2012-05-22 06:50:30 +08:00
|
|
|
|
2011-12-14 09:26:47 +08:00
|
|
|
/* For imx6q sabrelite board: set KSZ9021RN RGMII pad skew */
|
|
|
|
static int ksz9021rn_phy_fixup(struct phy_device *phydev)
|
|
|
|
{
|
2012-08-16 15:42:50 +08:00
|
|
|
if (IS_BUILTIN(CONFIG_PHYLIB)) {
|
2012-05-08 21:39:33 +08:00
|
|
|
/* min rx data delay */
|
2013-08-13 22:59:00 +08:00
|
|
|
phy_write(phydev, MICREL_KSZ9021_EXTREG_CTRL,
|
|
|
|
0x8000 | MICREL_KSZ9021_RGMII_RX_DATA_PAD_SCEW);
|
|
|
|
phy_write(phydev, MICREL_KSZ9021_EXTREG_DATA_WRITE, 0x0000);
|
2011-12-14 09:26:47 +08:00
|
|
|
|
2012-05-08 21:39:33 +08:00
|
|
|
/* max rx/tx clock delay, min rx/tx control delay */
|
2013-08-13 22:59:00 +08:00
|
|
|
phy_write(phydev, MICREL_KSZ9021_EXTREG_CTRL,
|
|
|
|
0x8000 | MICREL_KSZ9021_RGMII_CLK_CTRL_PAD_SCEW);
|
|
|
|
phy_write(phydev, MICREL_KSZ9021_EXTREG_DATA_WRITE, 0xf0f0);
|
|
|
|
phy_write(phydev, MICREL_KSZ9021_EXTREG_CTRL,
|
|
|
|
MICREL_KSZ9021_RGMII_CLK_CTRL_PAD_SCEW);
|
2012-05-08 21:39:33 +08:00
|
|
|
}
|
2011-12-14 09:26:47 +08:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2013-06-20 23:34:33 +08:00
|
|
|
static void mmd_write_reg(struct phy_device *dev, int device, int reg, int val)
|
2012-04-24 14:19:13 +08:00
|
|
|
{
|
2013-06-20 23:34:33 +08:00
|
|
|
phy_write(dev, 0x0d, device);
|
|
|
|
phy_write(dev, 0x0e, reg);
|
|
|
|
phy_write(dev, 0x0d, (1 << 14) | device);
|
|
|
|
phy_write(dev, 0x0e, val);
|
2012-04-24 14:19:13 +08:00
|
|
|
}
|
|
|
|
|
2013-06-20 23:34:33 +08:00
|
|
|
static int ksz9031rn_phy_fixup(struct phy_device *dev)
|
2012-04-27 15:02:59 +08:00
|
|
|
{
|
2013-06-20 23:34:33 +08:00
|
|
|
/*
|
|
|
|
* min rx data delay, max rx/tx clock delay,
|
|
|
|
* min rx/tx control delay
|
|
|
|
*/
|
|
|
|
mmd_write_reg(dev, 2, 4, 0);
|
|
|
|
mmd_write_reg(dev, 2, 5, 0);
|
|
|
|
mmd_write_reg(dev, 2, 8, 0x003ff);
|
|
|
|
|
|
|
|
return 0;
|
2012-04-27 15:02:59 +08:00
|
|
|
}
|
|
|
|
|
2013-10-23 12:51:28 +08:00
|
|
|
/*
|
|
|
|
* fixup for PLX PEX8909 bridge to configure GPIO1-7 as output High
|
|
|
|
* as they are used for slots1-7 PERST#
|
|
|
|
*/
|
|
|
|
static void ventana_pciesw_early_fixup(struct pci_dev *dev)
|
|
|
|
{
|
|
|
|
u32 dw;
|
|
|
|
|
|
|
|
if (!of_machine_is_compatible("gw,ventana"))
|
|
|
|
return;
|
|
|
|
|
|
|
|
if (dev->devfn != 0)
|
|
|
|
return;
|
|
|
|
|
|
|
|
pci_read_config_dword(dev, 0x62c, &dw);
|
|
|
|
dw |= 0xaaa8; // GPIO1-7 outputs
|
|
|
|
pci_write_config_dword(dev, 0x62c, dw);
|
|
|
|
|
|
|
|
pci_read_config_dword(dev, 0x644, &dw);
|
|
|
|
dw |= 0xfe; // GPIO1-7 output high
|
|
|
|
pci_write_config_dword(dev, 0x644, dw);
|
|
|
|
|
|
|
|
msleep(100);
|
|
|
|
}
|
|
|
|
DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_PLX, 0x8609, ventana_pciesw_early_fixup);
|
|
|
|
DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_PLX, 0x8606, ventana_pciesw_early_fixup);
|
|
|
|
DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_PLX, 0x8604, ventana_pciesw_early_fixup);
|
|
|
|
|
2013-06-20 23:34:32 +08:00
|
|
|
static int ar8031_phy_fixup(struct phy_device *dev)
|
2013-06-13 19:50:56 +08:00
|
|
|
{
|
2013-06-20 23:34:32 +08:00
|
|
|
u16 val;
|
|
|
|
|
|
|
|
/* To enable AR8031 output a 125MHz clk from CLK_25M */
|
|
|
|
phy_write(dev, 0xd, 0x7);
|
|
|
|
phy_write(dev, 0xe, 0x8016);
|
|
|
|
phy_write(dev, 0xd, 0x4007);
|
|
|
|
|
|
|
|
val = phy_read(dev, 0xe);
|
|
|
|
val &= 0xffe3;
|
|
|
|
val |= 0x18;
|
|
|
|
phy_write(dev, 0xe, val);
|
|
|
|
|
|
|
|
/* introduce tx clock delay */
|
|
|
|
phy_write(dev, 0x1d, 0x5);
|
|
|
|
val = phy_read(dev, 0x1e);
|
|
|
|
val |= 0x0100;
|
|
|
|
phy_write(dev, 0x1e, val);
|
|
|
|
|
|
|
|
return 0;
|
2013-06-13 19:50:56 +08:00
|
|
|
}
|
|
|
|
|
2013-06-20 23:34:32 +08:00
|
|
|
#define PHY_ID_AR8031 0x004dd074
|
|
|
|
|
2013-09-28 03:07:26 +08:00
|
|
|
static int ar8035_phy_fixup(struct phy_device *dev)
|
|
|
|
{
|
|
|
|
u16 val;
|
|
|
|
|
|
|
|
/* Ar803x phy SmartEEE feature cause link status generates glitch,
|
|
|
|
* which cause ethernet link down/up issue, so disable SmartEEE
|
|
|
|
*/
|
|
|
|
phy_write(dev, 0xd, 0x3);
|
|
|
|
phy_write(dev, 0xe, 0x805d);
|
|
|
|
phy_write(dev, 0xd, 0x4003);
|
|
|
|
|
|
|
|
val = phy_read(dev, 0xe);
|
|
|
|
phy_write(dev, 0xe, val & ~(1 << 8));
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Enable 125MHz clock from CLK_25M on the AR8031. This
|
|
|
|
* is fed in to the IMX6 on the ENET_REF_CLK (V22) pad.
|
|
|
|
* Also, introduce a tx clock delay.
|
|
|
|
*
|
|
|
|
* This is the same as is the AR8031 fixup.
|
|
|
|
*/
|
|
|
|
ar8031_phy_fixup(dev);
|
|
|
|
|
|
|
|
/*check phy power*/
|
|
|
|
val = phy_read(dev, 0x0);
|
|
|
|
if (val & BMCR_PDOWN)
|
|
|
|
phy_write(dev, 0x0, val & ~BMCR_PDOWN);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
#define PHY_ID_AR8035 0x004dd072
|
|
|
|
|
2013-06-20 23:34:31 +08:00
|
|
|
static void __init imx6q_enet_phy_init(void)
|
2013-06-13 19:50:56 +08:00
|
|
|
{
|
2013-06-20 23:34:31 +08:00
|
|
|
if (IS_BUILTIN(CONFIG_PHYLIB)) {
|
2012-05-08 21:39:33 +08:00
|
|
|
phy_register_fixup_for_uid(PHY_ID_KSZ9021, MICREL_PHY_ID_MASK,
|
2012-04-27 15:02:59 +08:00
|
|
|
ksz9021rn_phy_fixup);
|
2013-06-20 23:34:33 +08:00
|
|
|
phy_register_fixup_for_uid(PHY_ID_KSZ9031, MICREL_PHY_ID_MASK,
|
|
|
|
ksz9031rn_phy_fixup);
|
2016-10-24 20:32:12 +08:00
|
|
|
phy_register_fixup_for_uid(PHY_ID_AR8031, 0xffffffef,
|
2013-06-20 23:34:32 +08:00
|
|
|
ar8031_phy_fixup);
|
2013-09-28 03:07:26 +08:00
|
|
|
phy_register_fixup_for_uid(PHY_ID_AR8035, 0xffffffef,
|
|
|
|
ar8035_phy_fixup);
|
2013-06-20 23:34:31 +08:00
|
|
|
}
|
2013-06-13 19:50:56 +08:00
|
|
|
}
|
|
|
|
|
2012-10-31 02:25:22 +08:00
|
|
|
static void __init imx6q_1588_init(void)
|
|
|
|
{
|
2014-02-06 13:22:02 +08:00
|
|
|
struct device_node *np;
|
|
|
|
struct clk *ptp_clk;
|
|
|
|
struct clk *enet_ref;
|
2012-10-31 02:25:22 +08:00
|
|
|
struct regmap *gpr;
|
2014-02-06 13:22:02 +08:00
|
|
|
u32 clksel;
|
2012-10-31 02:25:22 +08:00
|
|
|
|
2014-02-06 13:22:02 +08:00
|
|
|
np = of_find_compatible_node(NULL, NULL, "fsl,imx6q-fec");
|
|
|
|
if (!np) {
|
|
|
|
pr_warn("%s: failed to find fec node\n", __func__);
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
ptp_clk = of_clk_get(np, 2);
|
|
|
|
if (IS_ERR(ptp_clk)) {
|
|
|
|
pr_warn("%s: failed to get ptp clock\n", __func__);
|
|
|
|
goto put_node;
|
|
|
|
}
|
|
|
|
|
|
|
|
enet_ref = clk_get_sys(NULL, "enet_ref");
|
|
|
|
if (IS_ERR(enet_ref)) {
|
|
|
|
pr_warn("%s: failed to get enet clock\n", __func__);
|
|
|
|
goto put_ptp_clk;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* If enet_ref from ANATOP/CCM is the PTP clock source, we need to
|
|
|
|
* set bit IOMUXC_GPR1[21]. Or the PTP clock must be from pad
|
|
|
|
* (external OSC), and we need to clear the bit.
|
|
|
|
*/
|
2015-02-25 22:53:32 +08:00
|
|
|
clksel = clk_is_match(ptp_clk, enet_ref) ?
|
|
|
|
IMX6Q_GPR1_ENET_CLK_SEL_ANATOP :
|
|
|
|
IMX6Q_GPR1_ENET_CLK_SEL_PAD;
|
2012-10-31 02:25:22 +08:00
|
|
|
gpr = syscon_regmap_lookup_by_compatible("fsl,imx6q-iomuxc-gpr");
|
|
|
|
if (!IS_ERR(gpr))
|
2013-06-26 21:08:49 +08:00
|
|
|
regmap_update_bits(gpr, IOMUXC_GPR1,
|
|
|
|
IMX6Q_GPR1_ENET_CLK_SEL_MASK,
|
2014-02-06 13:22:02 +08:00
|
|
|
clksel);
|
2012-10-31 02:25:22 +08:00
|
|
|
else
|
2016-05-23 23:16:25 +08:00
|
|
|
pr_err("failed to find fsl,imx6q-iomuxc-gpr regmap\n");
|
2012-10-31 02:25:22 +08:00
|
|
|
|
2014-02-06 13:22:02 +08:00
|
|
|
clk_put(enet_ref);
|
|
|
|
put_ptp_clk:
|
|
|
|
clk_put(ptp_clk);
|
|
|
|
put_node:
|
|
|
|
of_node_put(np);
|
2012-10-31 02:25:22 +08:00
|
|
|
}
|
2012-07-12 10:25:24 +08:00
|
|
|
|
2014-02-24 21:51:50 +08:00
|
|
|
static void __init imx6q_axi_init(void)
|
|
|
|
{
|
|
|
|
struct regmap *gpr;
|
|
|
|
unsigned int mask;
|
|
|
|
|
|
|
|
gpr = syscon_regmap_lookup_by_compatible("fsl,imx6q-iomuxc-gpr");
|
|
|
|
if (!IS_ERR(gpr)) {
|
|
|
|
/*
|
|
|
|
* Enable the cacheable attribute of VPU and IPU
|
|
|
|
* AXI transactions.
|
|
|
|
*/
|
|
|
|
mask = IMX6Q_GPR4_VPU_WR_CACHE_SEL |
|
|
|
|
IMX6Q_GPR4_VPU_RD_CACHE_SEL |
|
|
|
|
IMX6Q_GPR4_VPU_P_WR_CACHE_VAL |
|
|
|
|
IMX6Q_GPR4_VPU_P_RD_CACHE_VAL_MASK |
|
|
|
|
IMX6Q_GPR4_IPU_WR_CACHE_CTL |
|
|
|
|
IMX6Q_GPR4_IPU_RD_CACHE_CTL;
|
|
|
|
regmap_update_bits(gpr, IOMUXC_GPR4, mask, mask);
|
|
|
|
|
|
|
|
/* Increase IPU read QoS priority */
|
|
|
|
regmap_update_bits(gpr, IOMUXC_GPR6,
|
|
|
|
IMX6Q_GPR6_IPU1_ID00_RD_QOS_MASK |
|
|
|
|
IMX6Q_GPR6_IPU1_ID01_RD_QOS_MASK,
|
|
|
|
(0xf << 16) | (0x7 << 20));
|
|
|
|
regmap_update_bits(gpr, IOMUXC_GPR7,
|
|
|
|
IMX6Q_GPR7_IPU2_ID00_RD_QOS_MASK |
|
|
|
|
IMX6Q_GPR7_IPU2_ID01_RD_QOS_MASK,
|
|
|
|
(0xf << 16) | (0x7 << 20));
|
|
|
|
} else {
|
|
|
|
pr_warn("failed to find fsl,imx6q-iomuxc-gpr regmap\n");
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2011-09-06 15:05:25 +08:00
|
|
|
static void __init imx6q_init_machine(void)
|
|
|
|
{
|
2016-02-02 18:01:38 +08:00
|
|
|
if (cpu_is_imx6q() && imx_get_soc_revision() == IMX_CHIP_REVISION_2_0)
|
|
|
|
imx_print_silicon_rev("i.MX6QP", IMX_CHIP_REVISION_1_0);
|
|
|
|
else
|
|
|
|
imx_print_silicon_rev(cpu_is_imx6dl() ? "i.MX6DL" : "i.MX6Q",
|
|
|
|
imx_get_soc_revision());
|
2013-08-27 20:50:00 +08:00
|
|
|
|
2013-06-20 23:34:31 +08:00
|
|
|
imx6q_enet_phy_init();
|
2011-12-14 09:26:47 +08:00
|
|
|
|
2020-05-20 13:51:27 +08:00
|
|
|
of_platform_default_populate(NULL, NULL, NULL);
|
2011-09-06 15:05:25 +08:00
|
|
|
|
2013-03-21 07:39:42 +08:00
|
|
|
imx_anatop_init();
|
2014-01-17 11:39:05 +08:00
|
|
|
cpu_is_imx6q() ? imx6q_pm_init() : imx6dl_pm_init();
|
2012-10-31 02:25:22 +08:00
|
|
|
imx6q_1588_init();
|
2014-02-24 21:51:50 +08:00
|
|
|
imx6q_axi_init();
|
2011-09-06 15:05:25 +08:00
|
|
|
}
|
|
|
|
|
2012-05-22 06:50:30 +08:00
|
|
|
static void __init imx6q_init_late(void)
|
|
|
|
{
|
2012-12-04 22:55:15 +08:00
|
|
|
/*
|
2017-10-11 20:08:23 +08:00
|
|
|
* WAIT mode is broken on imx6 Dual/Quad revision 1.0 and 1.1 so
|
|
|
|
* there is no point to run cpuidle on them.
|
|
|
|
*
|
|
|
|
* It does work on imx6 Solo/DualLite starting from 1.1
|
2012-12-04 22:55:15 +08:00
|
|
|
*/
|
2017-10-11 20:08:23 +08:00
|
|
|
if ((cpu_is_imx6q() && imx_get_soc_revision() > IMX_CHIP_REVISION_1_1) ||
|
|
|
|
(cpu_is_imx6dl() && imx_get_soc_revision() > IMX_CHIP_REVISION_1_0))
|
2012-12-04 22:55:15 +08:00
|
|
|
imx6q_cpuidle_init();
|
2013-01-08 14:25:14 +08:00
|
|
|
|
2017-09-30 23:16:46 +08:00
|
|
|
if (IS_ENABLED(CONFIG_ARM_IMX6Q_CPUFREQ))
|
|
|
|
platform_device_register_simple("imx6q-cpufreq", -1, NULL, 0);
|
2012-05-22 06:50:30 +08:00
|
|
|
}
|
|
|
|
|
2011-09-06 15:05:25 +08:00
|
|
|
static void __init imx6q_map_io(void)
|
|
|
|
{
|
2013-01-17 16:37:42 +08:00
|
|
|
debug_ll_io_init();
|
2011-09-06 15:05:25 +08:00
|
|
|
imx_scu_map_io();
|
|
|
|
}
|
|
|
|
|
|
|
|
static void __init imx6q_init_irq(void)
|
|
|
|
{
|
2015-03-14 00:05:37 +08:00
|
|
|
imx_gpc_check_dt();
|
2013-08-13 14:59:43 +08:00
|
|
|
imx_init_revision_from_anatop();
|
2013-07-08 21:45:20 +08:00
|
|
|
imx_init_l2cache();
|
2011-09-06 15:05:25 +08:00
|
|
|
imx_src_init();
|
2012-11-06 06:18:28 +08:00
|
|
|
irqchip_init();
|
2015-04-29 13:07:03 +08:00
|
|
|
imx6_pm_ccm_init("fsl,imx6q-ccm");
|
2011-09-06 15:05:25 +08:00
|
|
|
}
|
|
|
|
|
2014-07-01 16:03:00 +08:00
|
|
|
static const char * const imx6q_dt_compat[] __initconst = {
|
2013-04-01 22:13:32 +08:00
|
|
|
"fsl,imx6dl",
|
2012-02-17 19:07:00 +08:00
|
|
|
"fsl,imx6q",
|
2016-02-02 18:01:38 +08:00
|
|
|
"fsl,imx6qp",
|
2011-09-06 15:05:25 +08:00
|
|
|
NULL,
|
|
|
|
};
|
|
|
|
|
2013-04-01 22:13:32 +08:00
|
|
|
DT_MACHINE_START(IMX6Q, "Freescale i.MX6 Quad/DualLite (Device Tree)")
|
2016-06-19 09:09:31 +08:00
|
|
|
.l2c_aux_val = 0,
|
|
|
|
.l2c_aux_mask = ~0,
|
2011-09-08 20:15:22 +08:00
|
|
|
.smp = smp_ops(imx_smp_ops),
|
2011-09-06 15:05:25 +08:00
|
|
|
.map_io = imx6q_map_io,
|
|
|
|
.init_irq = imx6q_init_irq,
|
|
|
|
.init_machine = imx6q_init_machine,
|
2012-05-22 06:50:30 +08:00
|
|
|
.init_late = imx6q_init_late,
|
2011-09-06 15:05:25 +08:00
|
|
|
.dt_compat = imx6q_dt_compat,
|
|
|
|
MACHINE_END
|