openkylin
/
linux
mirror of https://gitee.com/openkylin/linux.git
9
0
Fork 0
Code Issues Projects Releases Wiki Activity

clk: tegra: Return the exact clock rate from clk_round_rate 

The current behavior is that clk_round_rate would return the same clock
rate passed to it for valid PLL configurations. This change will return
the exact rate the PLL will provide in accordance with clk API.

Signed-off-by: Robert Yang <decatf@gmail.com>
Reviewed-by: Dmitry Osipenko <digetx@gmail.com>
Tested-by: Dmitry Osipenko <digetx@gmail.com>
Acked-by: Thierry Reding <treding@nvidia.com>
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
This commit is contained in:
Robert Yang 2018-09-25 17:49:40 -04:00 committed by Stephen Boyd
parent b158aeeacc
commit 08441a9662
1 changed files with 4 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
drivers/clk/tegra/clk-pll.c
View File

@ -590,12 +590,13 @@ static int _calc_rate(struct clk_hw *hw, struct tegra_clk_pll_freq_table *cfg,
cfg->n = cfg->output_rate / cfreq; cfg->n = cfg->output_rate / cfreq;
cfg->cpcon = OUT_OF_TABLE_CPCON; cfg->cpcon = OUT_OF_TABLE_CPCON;
if (cfg->m > divm_max(pll) || cfg->n > divn_max(pll) || if (cfg->m == 0 || cfg->m > divm_max(pll) ||
(1 << p_div) > divp_max(pll) cfg->n > divn_max(pll) || (1 << p_div) > divp_max(pll) ||
|| cfg->output_rate > pll->params->vco_max) { cfg->output_rate > pll->params->vco_max) {
return -EINVAL; return -EINVAL;
} }
cfg->output_rate = cfg->n * DIV_ROUND_UP(parent_rate, cfg->m);
cfg->output_rate >>= p_div; cfg->output_rate >>= p_div;
if (pll->params->pdiv_tohw) { if (pll->params->pdiv_tohw) {