mirror of https://gitee.com/openkylin/linux.git
drm/i915: Assert dpll running in intel_crtc_load_lut() on pre-PCH platforms
Adding more context from Ville's reply to Rodrigo's question why we need this: "The spec says that on some hardware you need to PLL running before you can poke at the palette registers. I didn't actually try to anger the hardware so I'm not really sure what would happen otherwise, but IIRC Jesse said something about a hard system hang..." And generally documenting such ordering constraints with asserts is Just Good. Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com> Reviewed-by: Rodrigo Vivi <rodrigo.vivi@gmail.com> [danvet: Spruce up the commit message a lot.] Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
This commit is contained in:
parent
20674eef80
commit
14420bd006
|
@ -6311,6 +6311,9 @@ void intel_crtc_load_lut(struct drm_crtc *crtc)
|
|||
if (!crtc->enabled || !intel_crtc->active)
|
||||
return;
|
||||
|
||||
if (!HAS_PCH_SPLIT(dev_priv->dev))
|
||||
assert_pll_enabled(dev_priv, pipe);
|
||||
|
||||
/* use legacy palette for Ironlake */
|
||||
if (HAS_PCH_SPLIT(dev))
|
||||
palreg = LGC_PALETTE(pipe);
|
||||
|
|
Loading…
Reference in New Issue