mirror of https://gitee.com/openkylin/linux.git
ARM: dts: imx27-phytec-phycore-som: Move PMIC IRQ GPIO into a separate pin group
The hardware is better described if we place the PMIC IRQ GPIO into its own pingroup. Signed-off-by: Fabio Estevam <fabio.estevam@freescale.com> Signed-off-by: Shawn Guo <shawn.guo@freescale.com>
This commit is contained in:
parent
2636c1e27f
commit
2286908746
|
@ -69,6 +69,8 @@ pmic: mc13783@0 {
|
||||||
#address-cells = <1>;
|
#address-cells = <1>;
|
||||||
#size-cells = <0>;
|
#size-cells = <0>;
|
||||||
compatible = "fsl,mc13783";
|
compatible = "fsl,mc13783";
|
||||||
|
pinctrl-names = "default";
|
||||||
|
pinctrl-0 = <&pinctrl_pmic>;
|
||||||
reg = <0>;
|
reg = <0>;
|
||||||
spi-cs-high;
|
spi-cs-high;
|
||||||
spi-max-frequency = <20000000>;
|
spi-max-frequency = <20000000>;
|
||||||
|
@ -204,7 +206,6 @@ MX27_PAD_CSPI1_MISO__CSPI1_MISO 0x0
|
||||||
MX27_PAD_CSPI1_MOSI__CSPI1_MOSI 0x0
|
MX27_PAD_CSPI1_MOSI__CSPI1_MOSI 0x0
|
||||||
MX27_PAD_CSPI1_SCLK__CSPI1_SCLK 0x0
|
MX27_PAD_CSPI1_SCLK__CSPI1_SCLK 0x0
|
||||||
MX27_PAD_CSPI1_SS0__GPIO4_28 0x0 /* SPI1 CS0 */
|
MX27_PAD_CSPI1_SS0__GPIO4_28 0x0 /* SPI1 CS0 */
|
||||||
MX27_PAD_USB_PWR__GPIO2_23 0x0 /* PMIC IRQ */
|
|
||||||
>;
|
>;
|
||||||
};
|
};
|
||||||
|
|
||||||
|
@ -251,6 +252,12 @@ MX27_PAD_NFWE_B__NFWE_B 0x0
|
||||||
>;
|
>;
|
||||||
};
|
};
|
||||||
|
|
||||||
|
pinctrl_pmic: pmicgrp {
|
||||||
|
fsl,pins = <
|
||||||
|
MX27_PAD_USB_PWR__GPIO2_23 0x0 /* PMIC IRQ */
|
||||||
|
>;
|
||||||
|
};
|
||||||
|
|
||||||
pinctrl_ssi1: ssi1grp {
|
pinctrl_ssi1: ssi1grp {
|
||||||
fsl,pins = <
|
fsl,pins = <
|
||||||
MX27_PAD_SSI1_FS__SSI1_FS 0x0
|
MX27_PAD_SSI1_FS__SSI1_FS 0x0
|
||||||
|
|
Loading…
Reference in New Issue