mirror of https://gitee.com/openkylin/linux.git
arm64: dts: mt8183: add I2C nodes
Add i2c nodes to mt8183 and mt8183-evb. Signed-off-by: Qii Wang <qii.wang@mediatek.com> Signed-off-by: Matthias Brugger <matthias.bgg@gmail.com>
This commit is contained in:
Qii Wang
Matthias Brugger
parent
cac33c104a
commit
251137b8fa
|
|
@ -30,7 +30,103 @@ &auxadc {
|
|||
status = "okay";
|
||||
};
|
||||
|
||||
&i2c0 {
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&i2c_pins_0>;
|
||||
status = "okay";
|
||||
clock-frequency = <100000>;
|
||||
};
|
||||
|
||||
&i2c1 {
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&i2c_pins_1>;
|
||||
status = "okay";
|
||||
clock-frequency = <100000>;
|
||||
};
|
||||
|
||||
&i2c2 {
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&i2c_pins_2>;
|
||||
status = "okay";
|
||||
clock-frequency = <100000>;
|
||||
};
|
||||
|
||||
&i2c3 {
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&i2c_pins_3>;
|
||||
status = "okay";
|
||||
clock-frequency = <100000>;
|
||||
};
|
||||
|
||||
&i2c4 {
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&i2c_pins_4>;
|
||||
status = "okay";
|
||||
clock-frequency = <1000000>;
|
||||
};
|
||||
|
||||
&i2c5 {
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&i2c_pins_5>;
|
||||
status = "okay";
|
||||
clock-frequency = <1000000>;
|
||||
};
|
||||
|
||||
&pio {
|
||||
i2c_pins_0: i2c0{
|
||||
pins_i2c{
|
||||
pinmux = <PINMUX_GPIO82__FUNC_SDA0>,
|
||||
<PINMUX_GPIO83__FUNC_SCL0>;
|
||||
mediatek,pull-up-adv = <3>;
|
||||
mediatek,drive-strength-adv = <00>;
|
||||
};
|
||||
};
|
||||
|
||||
i2c_pins_1: i2c1{
|
||||
pins_i2c{
|
||||
pinmux = <PINMUX_GPIO81__FUNC_SDA1>,
|
||||
<PINMUX_GPIO84__FUNC_SCL1>;
|
||||
mediatek,pull-up-adv = <3>;
|
||||
mediatek,drive-strength-adv = <00>;
|
||||
};
|
||||
};
|
||||
|
||||
i2c_pins_2: i2c2{
|
||||
pins_i2c{
|
||||
pinmux = <PINMUX_GPIO103__FUNC_SCL2>,
|
||||
<PINMUX_GPIO104__FUNC_SDA2>;
|
||||
mediatek,pull-up-adv = <3>;
|
||||
mediatek,drive-strength-adv = <00>;
|
||||
};
|
||||
};
|
||||
|
||||
i2c_pins_3: i2c3{
|
||||
pins_i2c{
|
||||
pinmux = <PINMUX_GPIO50__FUNC_SCL3>,
|
||||
<PINMUX_GPIO51__FUNC_SDA3>;
|
||||
mediatek,pull-up-adv = <3>;
|
||||
mediatek,drive-strength-adv = <00>;
|
||||
};
|
||||
};
|
||||
|
||||
i2c_pins_4: i2c4{
|
||||
pins_i2c{
|
||||
pinmux = <PINMUX_GPIO105__FUNC_SCL4>,
|
||||
<PINMUX_GPIO106__FUNC_SDA4>;
|
||||
mediatek,pull-up-adv = <3>;
|
||||
mediatek,drive-strength-adv = <00>;
|
||||
};
|
||||
};
|
||||
|
||||
i2c_pins_5: i2c5{
|
||||
pins_i2c{
|
||||
pinmux = <PINMUX_GPIO48__FUNC_SCL5>,
|
||||
<PINMUX_GPIO49__FUNC_SDA5>;
|
||||
mediatek,pull-up-adv = <3>;
|
||||
mediatek,drive-strength-adv = <00>;
|
||||
};
|
||||
};
|
||||
|
||||
spi_pins_0: spi0{
|
||||
pins_spi{
|
||||
pinmux = <PINMUX_GPIO85__FUNC_SPI0_MI>,
|
||||
|
|
|
|||
|
|
@ -16,6 +16,21 @@ / {
|
|||
#address-cells = <2>;
|
||||
#size-cells = <2>;
|
||||
|
||||
aliases {
|
||||
i2c0 = &i2c0;
|
||||
i2c1 = &i2c1;
|
||||
i2c2 = &i2c2;
|
||||
i2c3 = &i2c3;
|
||||
i2c4 = &i2c4;
|
||||
i2c5 = &i2c5;
|
||||
i2c6 = &i2c6;
|
||||
i2c7 = &i2c7;
|
||||
i2c8 = &i2c8;
|
||||
i2c9 = &i2c9;
|
||||
i2c10 = &i2c10;
|
||||
i2c11 = &i2c11;
|
||||
};
|
||||
|
||||
cpus {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
|
@ -294,6 +309,64 @@ uart2: serial@11004000 {
|
|||
status = "disabled";
|
||||
};
|
||||
|
||||
i2c6: i2c@11005000 {
|
||||
compatible = "mediatek,mt8183-i2c";
|
||||
reg = <0 0x11005000 0 0x1000>,
|
||||
<0 0x11000600 0 0x80>;
|
||||
interrupts = <GIC_SPI 87 IRQ_TYPE_LEVEL_LOW>;
|
||||
clocks = <&infracfg CLK_INFRA_I2C6>,
|
||||
<&infracfg CLK_INFRA_AP_DMA>;
|
||||
clock-names = "main", "dma";
|
||||
clock-div = <1>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
i2c0: i2c@11007000 {
|
||||
compatible = "mediatek,mt8183-i2c";
|
||||
reg = <0 0x11007000 0 0x1000>,
|
||||
<0 0x11000080 0 0x80>;
|
||||
interrupts = <GIC_SPI 81 IRQ_TYPE_LEVEL_LOW>;
|
||||
clocks = <&infracfg CLK_INFRA_I2C0>,
|
||||
<&infracfg CLK_INFRA_AP_DMA>;
|
||||
clock-names = "main", "dma";
|
||||
clock-div = <1>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
i2c4: i2c@11008000 {
|
||||
compatible = "mediatek,mt8183-i2c";
|
||||
reg = <0 0x11008000 0 0x1000>,
|
||||
<0 0x11000100 0 0x80>;
|
||||
interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_LOW>;
|
||||
clocks = <&infracfg CLK_INFRA_I2C1>,
|
||||
<&infracfg CLK_INFRA_AP_DMA>,
|
||||
<&infracfg CLK_INFRA_I2C1_ARBITER>;
|
||||
clock-names = "main", "dma","arb";
|
||||
clock-div = <1>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
i2c2: i2c@11009000 {
|
||||
compatible = "mediatek,mt8183-i2c";
|
||||
reg = <0 0x11009000 0 0x1000>,
|
||||
<0 0x11000280 0 0x80>;
|
||||
interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_LOW>;
|
||||
clocks = <&infracfg CLK_INFRA_I2C2>,
|
||||
<&infracfg CLK_INFRA_AP_DMA>,
|
||||
<&infracfg CLK_INFRA_I2C2_ARBITER>;
|
||||
clock-names = "main", "dma", "arb";
|
||||
clock-div = <1>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
spi0: spi@1100a000 {
|
||||
compatible = "mediatek,mt8183-spi";
|
||||
#address-cells = <1>;
|
||||
|
|
@ -307,6 +380,20 @@ spi0: spi@1100a000 {
|
|||
status = "disabled";
|
||||
};
|
||||
|
||||
i2c3: i2c@1100f000 {
|
||||
compatible = "mediatek,mt8183-i2c";
|
||||
reg = <0 0x1100f000 0 0x1000>,
|
||||
<0 0x11000400 0 0x80>;
|
||||
interrupts = <GIC_SPI 84 IRQ_TYPE_LEVEL_LOW>;
|
||||
clocks = <&infracfg CLK_INFRA_I2C3>,
|
||||
<&infracfg CLK_INFRA_AP_DMA>;
|
||||
clock-names = "main", "dma";
|
||||
clock-div = <1>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
spi1: spi@11010000 {
|
||||
compatible = "mediatek,mt8183-spi";
|
||||
#address-cells = <1>;
|
||||
|
|
@ -320,6 +407,20 @@ spi1: spi@11010000 {
|
|||
status = "disabled";
|
||||
};
|
||||
|
||||
i2c1: i2c@11011000 {
|
||||
compatible = "mediatek,mt8183-i2c";
|
||||
reg = <0 0x11011000 0 0x1000>,
|
||||
<0 0x11000480 0 0x80>;
|
||||
interrupts = <GIC_SPI 85 IRQ_TYPE_LEVEL_LOW>;
|
||||
clocks = <&infracfg CLK_INFRA_I2C4>,
|
||||
<&infracfg CLK_INFRA_AP_DMA>;
|
||||
clock-names = "main", "dma";
|
||||
clock-div = <1>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
spi2: spi@11012000 {
|
||||
compatible = "mediatek,mt8183-spi";
|
||||
#address-cells = <1>;
|
||||
|
|
@ -346,6 +447,66 @@ spi3: spi@11013000 {
|
|||
status = "disabled";
|
||||
};
|
||||
|
||||
i2c9: i2c@11014000 {
|
||||
compatible = "mediatek,mt8183-i2c";
|
||||
reg = <0 0x11014000 0 0x1000>,
|
||||
<0 0x11000180 0 0x80>;
|
||||
interrupts = <GIC_SPI 131 IRQ_TYPE_LEVEL_LOW>;
|
||||
clocks = <&infracfg CLK_INFRA_I2C1_IMM>,
|
||||
<&infracfg CLK_INFRA_AP_DMA>,
|
||||
<&infracfg CLK_INFRA_I2C1_ARBITER>;
|
||||
clock-names = "main", "dma", "arb";
|
||||
clock-div = <1>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
i2c10: i2c@11015000 {
|
||||
compatible = "mediatek,mt8183-i2c";
|
||||
reg = <0 0x11015000 0 0x1000>,
|
||||
<0 0x11000300 0 0x80>;
|
||||
interrupts = <GIC_SPI 132 IRQ_TYPE_LEVEL_LOW>;
|
||||
clocks = <&infracfg CLK_INFRA_I2C2_IMM>,
|
||||
<&infracfg CLK_INFRA_AP_DMA>,
|
||||
<&infracfg CLK_INFRA_I2C2_ARBITER>;
|
||||
clock-names = "main", "dma", "arb";
|
||||
clock-div = <1>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
i2c5: i2c@11016000 {
|
||||
compatible = "mediatek,mt8183-i2c";
|
||||
reg = <0 0x11016000 0 0x1000>,
|
||||
<0 0x11000500 0 0x80>;
|
||||
interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_LOW>;
|
||||
clocks = <&infracfg CLK_INFRA_I2C5>,
|
||||
<&infracfg CLK_INFRA_AP_DMA>,
|
||||
<&infracfg CLK_INFRA_I2C5_ARBITER>;
|
||||
clock-names = "main", "dma", "arb";
|
||||
clock-div = <1>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
i2c11: i2c@11017000 {
|
||||
compatible = "mediatek,mt8183-i2c";
|
||||
reg = <0 0x11017000 0 0x1000>,
|
||||
<0 0x11000580 0 0x80>;
|
||||
interrupts = <GIC_SPI 133 IRQ_TYPE_LEVEL_LOW>;
|
||||
clocks = <&infracfg CLK_INFRA_I2C5_IMM>,
|
||||
<&infracfg CLK_INFRA_AP_DMA>,
|
||||
<&infracfg CLK_INFRA_I2C5_ARBITER>;
|
||||
clock-names = "main", "dma", "arb";
|
||||
clock-div = <1>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
spi4: spi@11018000 {
|
||||
compatible = "mediatek,mt8183-spi";
|
||||
#address-cells = <1>;
|
||||
|
|
@ -372,6 +533,34 @@ spi5: spi@11019000 {
|
|||
status = "disabled";
|
||||
};
|
||||
|
||||
i2c7: i2c@1101a000 {
|
||||
compatible = "mediatek,mt8183-i2c";
|
||||
reg = <0 0x1101a000 0 0x1000>,
|
||||
<0 0x11000680 0 0x80>;
|
||||
interrupts = <GIC_SPI 88 IRQ_TYPE_LEVEL_LOW>;
|
||||
clocks = <&infracfg CLK_INFRA_I2C7>,
|
||||
<&infracfg CLK_INFRA_AP_DMA>;
|
||||
clock-names = "main", "dma";
|
||||
clock-div = <1>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
i2c8: i2c@1101b000 {
|
||||
compatible = "mediatek,mt8183-i2c";
|
||||
reg = <0 0x1101b000 0 0x1000>,
|
||||
<0 0x11000700 0 0x80>;
|
||||
interrupts = <GIC_SPI 89 IRQ_TYPE_LEVEL_LOW>;
|
||||
clocks = <&infracfg CLK_INFRA_I2C8>,
|
||||
<&infracfg CLK_INFRA_AP_DMA>;
|
||||
clock-names = "main", "dma";
|
||||
clock-div = <1>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
audiosys: syscon@11220000 {
|
||||
compatible = "mediatek,mt8183-audiosys", "syscon";
|
||||
reg = <0 0x11220000 0 0x1000>;
|
||||
|
|
|
|||
Loading…
Reference in New Issue