openkylin
/
linux
mirror of https://gitee.com/openkylin/linux.git
9
0
Fork 0
Code Issues Projects Releases Wiki Activity

clk: pxa: Remove CLK_IS_ROOT 

This flag is a no-op now. Remove usage of the flag.

Acked-by: Robert Jarzmik <robert.jarzmik@free.fr>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
This commit is contained in:
Stephen Boyd 2016-03-01 10:59:56 -08:00
parent 615b34de1f
commit 2c63935dd6
3 changed files with 10 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
drivers/clk/pxa/clk-pxa25x.c
View File

@ -200,12 +200,10 @@ static void __init pxa25x_register_core(void)
static void __init pxa25x_register_plls(void) static void __init pxa25x_register_plls(void)
{ {
clk_register_fixed_rate(NULL, "osc_3_6864mhz", NULL, clk_register_fixed_rate(NULL, "osc_3_6864mhz", NULL,
CLK_GET_RATE_NOCACHE | CLK_IS_ROOT, CLK_GET_RATE_NOCACHE, 3686400);
3686400);
clk_register_fixed_rate(NULL, "osc_32_768khz", NULL, clk_register_fixed_rate(NULL, "osc_32_768khz", NULL,
CLK_GET_RATE_NOCACHE | CLK_IS_ROOT, CLK_GET_RATE_NOCACHE, 32768);
32768); clk_register_fixed_rate(NULL, "clk_dummy", NULL, 0, 0);
clk_register_fixed_rate(NULL, "clk_dummy", NULL, CLK_IS_ROOT, 0);
clk_register_fixed_factor(NULL, "ppll_95_85mhz", "osc_3_6864mhz", clk_register_fixed_factor(NULL, "ppll_95_85mhz", "osc_3_6864mhz",
0, 26, 1); 0, 26, 1);
clk_register_fixed_factor(NULL, "ppll_147_46mhz", "osc_3_6864mhz", clk_register_fixed_factor(NULL, "ppll_147_46mhz", "osc_3_6864mhz",

6
drivers/clk/pxa/clk-pxa27x.c
View File

@ -208,12 +208,12 @@ MUX_RO_RATE_RO_OPS(clk_pxa27x_lcd_base, "lcd_base");
static void __init pxa27x_register_plls(void) static void __init pxa27x_register_plls(void)
{ {
clk_register_fixed_rate(NULL, "osc_13mhz", NULL, clk_register_fixed_rate(NULL, "osc_13mhz", NULL,
CLK_GET_RATE_NOCACHE | CLK_IS_ROOT, CLK_GET_RATE_NOCACHE,
13 * MHz); 13 * MHz);
clk_register_fixed_rate(NULL, "osc_32_768khz", NULL, clk_register_fixed_rate(NULL, "osc_32_768khz", NULL,
CLK_GET_RATE_NOCACHE | CLK_IS_ROOT, CLK_GET_RATE_NOCACHE,
32768 * KHz); 32768 * KHz);
clk_register_fixed_rate(NULL, "clk_dummy", NULL, CLK_IS_ROOT, 0); clk_register_fixed_rate(NULL, "clk_dummy", NULL, 0, 0);
clk_register_fixed_factor(NULL, "ppll_312mhz", "osc_13mhz", 0, 24, 1); clk_register_fixed_factor(NULL, "ppll_312mhz", "osc_13mhz", 0, 24, 1);
} }

8
drivers/clk/pxa/clk-pxa3xx.c
View File

@ -284,15 +284,15 @@ static void __init pxa3xx_register_core(void)
static void __init pxa3xx_register_plls(void) static void __init pxa3xx_register_plls(void)
{ {
clk_register_fixed_rate(NULL, "osc_13mhz", NULL, clk_register_fixed_rate(NULL, "osc_13mhz", NULL,
CLK_GET_RATE_NOCACHE | CLK_IS_ROOT, CLK_GET_RATE_NOCACHE,
13 * MHz); 13 * MHz);
clk_register_fixed_rate(NULL, "osc_32_768khz", NULL, clk_register_fixed_rate(NULL, "osc_32_768khz", NULL,
CLK_GET_RATE_NOCACHE | CLK_IS_ROOT, CLK_GET_RATE_NOCACHE,
32768); 32768);
clk_register_fixed_rate(NULL, "ring_osc_120mhz", NULL, clk_register_fixed_rate(NULL, "ring_osc_120mhz", NULL,
CLK_GET_RATE_NOCACHE | CLK_IS_ROOT, CLK_GET_RATE_NOCACHE,
120 * MHz); 120 * MHz);
clk_register_fixed_rate(NULL, "clk_dummy", NULL, CLK_IS_ROOT, 0); clk_register_fixed_rate(NULL, "clk_dummy", NULL, 0, 0);
clk_register_fixed_factor(NULL, "spll_624mhz", "osc_13mhz", 0, 48, 1); clk_register_fixed_factor(NULL, "spll_624mhz", "osc_13mhz", 0, 48, 1);
clk_register_fixed_factor(NULL, "ring_osc_60mhz", "ring_osc_120mhz", clk_register_fixed_factor(NULL, "ring_osc_60mhz", "ring_osc_120mhz",
0, 1, 2); 0, 1, 2);