mirror of https://gitee.com/openkylin/linux.git
dmaengine: omap-dma: consolidate setup of CSDP
Consolidate the setup of the channel source destination parameters register. This way, we calculate the required CSDP value when we setup a transfer descriptor, and only write it to the device registers once when we start the descriptor. Acked-by: Tony Lindgren <tony@atomide.com> Acked-by: Vinod Koul <vinod.koul@intel.com> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
This commit is contained in:
parent
3997cab391
commit
2f0d13bdf6
|
@ -60,8 +60,8 @@ struct omap_desc {
|
|||
uint8_t es; /* OMAP_DMA_DATA_TYPE_xxx */
|
||||
uint8_t sync_mode; /* OMAP_DMA_SYNC_xxx */
|
||||
uint8_t sync_type; /* OMAP_DMA_xxx_SYNC* */
|
||||
uint8_t periph_port; /* Peripheral port */
|
||||
uint16_t cicr; /* CICR value */
|
||||
uint32_t csdp; /* CSDP value */
|
||||
|
||||
unsigned sglen;
|
||||
struct omap_sg sg[0];
|
||||
|
@ -240,14 +240,6 @@ static void omap_dma_start_desc(struct omap_chan *c)
|
|||
c->sgidx = 0;
|
||||
|
||||
if (d->dir == DMA_DEV_TO_MEM) {
|
||||
if (dma_omap1()) {
|
||||
val = c->plat->dma_read(CSDP, c->dma_ch);
|
||||
val &= ~(0x1f << 9 | 0x1f << 2);
|
||||
val |= OMAP_DMA_PORT_EMIFF << 9;
|
||||
val |= d->periph_port << 2;
|
||||
c->plat->dma_write(val, CSDP, c->dma_ch);
|
||||
}
|
||||
|
||||
val = c->plat->dma_read(CCR, c->dma_ch);
|
||||
val &= ~(0x03 << 14 | 0x03 << 12);
|
||||
val |= OMAP_DMA_AMODE_POST_INC << 14;
|
||||
|
@ -258,14 +250,6 @@ static void omap_dma_start_desc(struct omap_chan *c)
|
|||
c->plat->dma_write(0, CSEI, c->dma_ch);
|
||||
c->plat->dma_write(d->fi, CSFI, c->dma_ch);
|
||||
} else {
|
||||
if (dma_omap1()) {
|
||||
val = c->plat->dma_read(CSDP, c->dma_ch);
|
||||
val &= ~(0x1f << 9 | 0x1f << 2);
|
||||
val |= d->periph_port << 9;
|
||||
val |= OMAP_DMA_PORT_EMIFF << 2;
|
||||
c->plat->dma_write(val, CSDP, c->dma_ch);
|
||||
}
|
||||
|
||||
val = c->plat->dma_read(CCR, c->dma_ch);
|
||||
val &= ~(0x03 << 12 | 0x03 << 14);
|
||||
val |= OMAP_DMA_AMODE_CONSTANT << 14;
|
||||
|
@ -277,10 +261,7 @@ static void omap_dma_start_desc(struct omap_chan *c)
|
|||
c->plat->dma_write(d->fi, CDFI, c->dma_ch);
|
||||
}
|
||||
|
||||
val = c->plat->dma_read(CSDP, c->dma_ch);
|
||||
val &= ~0x03;
|
||||
val |= d->es;
|
||||
c->plat->dma_write(val, CSDP, c->dma_ch);
|
||||
c->plat->dma_write(d->csdp, CSDP, c->dma_ch);
|
||||
|
||||
if (dma_omap1()) {
|
||||
val = c->plat->dma_read(CCR, c->dma_ch);
|
||||
|
@ -602,13 +583,21 @@ static struct dma_async_tx_descriptor *omap_dma_prep_slave_sg(
|
|||
d->es = es;
|
||||
d->sync_mode = OMAP_DMA_SYNC_FRAME;
|
||||
d->sync_type = sync_type;
|
||||
d->periph_port = OMAP_DMA_PORT_TIPB;
|
||||
d->cicr = OMAP_DMA_DROP_IRQ | OMAP_DMA_BLOCK_IRQ;
|
||||
d->csdp = es;
|
||||
|
||||
if (dma_omap1())
|
||||
if (dma_omap1()) {
|
||||
d->cicr |= OMAP1_DMA_TOUT_IRQ;
|
||||
else
|
||||
|
||||
if (dir == DMA_DEV_TO_MEM)
|
||||
d->csdp |= OMAP_DMA_PORT_EMIFF << 9 |
|
||||
OMAP_DMA_PORT_TIPB << 2;
|
||||
else
|
||||
d->csdp |= OMAP_DMA_PORT_TIPB << 9 |
|
||||
OMAP_DMA_PORT_EMIFF << 2;
|
||||
} else {
|
||||
d->cicr |= OMAP2_DMA_MISALIGNED_ERR_IRQ | OMAP2_DMA_TRANS_ERR_IRQ;
|
||||
}
|
||||
|
||||
/*
|
||||
* Build our scatterlist entries: each contains the address,
|
||||
|
@ -690,7 +679,6 @@ static struct dma_async_tx_descriptor *omap_dma_prep_dma_cyclic(
|
|||
else
|
||||
d->sync_mode = OMAP_DMA_SYNC_ELEMENT;
|
||||
d->sync_type = sync_type;
|
||||
d->periph_port = OMAP_DMA_PORT_MPUI;
|
||||
d->sg[0].addr = buf_addr;
|
||||
d->sg[0].en = period_len / es_bytes[es];
|
||||
d->sg[0].fn = buf_len / period_len;
|
||||
|
@ -699,11 +687,24 @@ static struct dma_async_tx_descriptor *omap_dma_prep_dma_cyclic(
|
|||
if (flags & DMA_PREP_INTERRUPT)
|
||||
d->cicr |= OMAP_DMA_FRAME_IRQ;
|
||||
|
||||
if (dma_omap1())
|
||||
d->csdp = es;
|
||||
|
||||
if (dma_omap1()) {
|
||||
d->cicr |= OMAP1_DMA_TOUT_IRQ;
|
||||
else
|
||||
|
||||
if (dir == DMA_DEV_TO_MEM)
|
||||
d->csdp |= OMAP_DMA_PORT_EMIFF << 9 |
|
||||
OMAP_DMA_PORT_MPUI << 2;
|
||||
else
|
||||
d->csdp |= OMAP_DMA_PORT_MPUI << 9 |
|
||||
OMAP_DMA_PORT_EMIFF << 2;
|
||||
} else {
|
||||
d->cicr |= OMAP2_DMA_MISALIGNED_ERR_IRQ | OMAP2_DMA_TRANS_ERR_IRQ;
|
||||
|
||||
/* src and dst burst mode 16 */
|
||||
d->csdp |= 3 << 14 | 3 << 7;
|
||||
}
|
||||
|
||||
if (!c->cyclic) {
|
||||
c->cyclic = true;
|
||||
|
||||
|
@ -716,15 +717,6 @@ static struct dma_async_tx_descriptor *omap_dma_prep_dma_cyclic(
|
|||
}
|
||||
}
|
||||
|
||||
if (dma_omap2plus()) {
|
||||
uint32_t val;
|
||||
|
||||
val = c->plat->dma_read(CSDP, c->dma_ch);
|
||||
val |= 0x03 << 7; /* src burst mode 16 */
|
||||
val |= 0x03 << 14; /* dst burst mode 16 */
|
||||
c->plat->dma_write(val, CSDP, c->dma_ch);
|
||||
}
|
||||
|
||||
return vchan_tx_prep(&c->vc, &d->vd, flags);
|
||||
}
|
||||
|
||||
|
|
Loading…
Reference in New Issue