mirror of https://gitee.com/openkylin/linux.git
[POWERPC] Simplify the code defining the 64-bit CPU features
Signed-off-by: Paul Mackerras <paulus@samba.org>
This commit is contained in:
parent
f127a2b5cf
commit
3965f8c597
|
@ -117,38 +117,30 @@ extern void do_cpu_ftr_fixups(unsigned long offset);
|
||||||
#define CPU_FTR_PPC_LE ASM_CONST(0x0000000000200000)
|
#define CPU_FTR_PPC_LE ASM_CONST(0x0000000000200000)
|
||||||
#define CPU_FTR_REAL_LE ASM_CONST(0x0000000000400000)
|
#define CPU_FTR_REAL_LE ASM_CONST(0x0000000000400000)
|
||||||
|
|
||||||
|
/*
|
||||||
|
* Add the 64-bit processor unique features in the top half of the word;
|
||||||
|
* on 32-bit, make the names available but defined to be 0.
|
||||||
|
*/
|
||||||
#ifdef __powerpc64__
|
#ifdef __powerpc64__
|
||||||
/* Add the 64b processor unique features in the top half of the word */
|
#define LONG_ASM_CONST(x) ASM_CONST(x)
|
||||||
#define CPU_FTR_SLB ASM_CONST(0x0000000100000000)
|
|
||||||
#define CPU_FTR_16M_PAGE ASM_CONST(0x0000000200000000)
|
|
||||||
#define CPU_FTR_TLBIEL ASM_CONST(0x0000000400000000)
|
|
||||||
#define CPU_FTR_NOEXECUTE ASM_CONST(0x0000000800000000)
|
|
||||||
#define CPU_FTR_IABR ASM_CONST(0x0000002000000000)
|
|
||||||
#define CPU_FTR_MMCRA ASM_CONST(0x0000004000000000)
|
|
||||||
#define CPU_FTR_CTRL ASM_CONST(0x0000008000000000)
|
|
||||||
#define CPU_FTR_SMT ASM_CONST(0x0000010000000000)
|
|
||||||
#define CPU_FTR_COHERENT_ICACHE ASM_CONST(0x0000020000000000)
|
|
||||||
#define CPU_FTR_LOCKLESS_TLBIE ASM_CONST(0x0000040000000000)
|
|
||||||
#define CPU_FTR_CI_LARGE_PAGE ASM_CONST(0x0000100000000000)
|
|
||||||
#define CPU_FTR_PAUSE_ZERO ASM_CONST(0x0000200000000000)
|
|
||||||
#define CPU_FTR_PURR ASM_CONST(0x0000400000000000)
|
|
||||||
#else
|
#else
|
||||||
/* ensure on 32b processors the flags are available for compiling but
|
#define LONG_ASM_CONST(x) 0
|
||||||
* don't do anything */
|
|
||||||
#define CPU_FTR_SLB ASM_CONST(0x0)
|
|
||||||
#define CPU_FTR_16M_PAGE ASM_CONST(0x0)
|
|
||||||
#define CPU_FTR_TLBIEL ASM_CONST(0x0)
|
|
||||||
#define CPU_FTR_NOEXECUTE ASM_CONST(0x0)
|
|
||||||
#define CPU_FTR_IABR ASM_CONST(0x0)
|
|
||||||
#define CPU_FTR_MMCRA ASM_CONST(0x0)
|
|
||||||
#define CPU_FTR_CTRL ASM_CONST(0x0)
|
|
||||||
#define CPU_FTR_SMT ASM_CONST(0x0)
|
|
||||||
#define CPU_FTR_COHERENT_ICACHE ASM_CONST(0x0)
|
|
||||||
#define CPU_FTR_LOCKLESS_TLBIE ASM_CONST(0x0)
|
|
||||||
#define CPU_FTR_CI_LARGE_PAGE ASM_CONST(0x0)
|
|
||||||
#define CPU_FTR_PURR ASM_CONST(0x0)
|
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
|
#define CPU_FTR_SLB LONG_ASM_CONST(0x0000000100000000)
|
||||||
|
#define CPU_FTR_16M_PAGE LONG_ASM_CONST(0x0000000200000000)
|
||||||
|
#define CPU_FTR_TLBIEL LONG_ASM_CONST(0x0000000400000000)
|
||||||
|
#define CPU_FTR_NOEXECUTE LONG_ASM_CONST(0x0000000800000000)
|
||||||
|
#define CPU_FTR_IABR LONG_ASM_CONST(0x0000002000000000)
|
||||||
|
#define CPU_FTR_MMCRA LONG_ASM_CONST(0x0000004000000000)
|
||||||
|
#define CPU_FTR_CTRL LONG_ASM_CONST(0x0000008000000000)
|
||||||
|
#define CPU_FTR_SMT LONG_ASM_CONST(0x0000010000000000)
|
||||||
|
#define CPU_FTR_COHERENT_ICACHE LONG_ASM_CONST(0x0000020000000000)
|
||||||
|
#define CPU_FTR_LOCKLESS_TLBIE LONG_ASM_CONST(0x0000040000000000)
|
||||||
|
#define CPU_FTR_CI_LARGE_PAGE LONG_ASM_CONST(0x0000100000000000)
|
||||||
|
#define CPU_FTR_PAUSE_ZERO LONG_ASM_CONST(0x0000200000000000)
|
||||||
|
#define CPU_FTR_PURR LONG_ASM_CONST(0x0000400000000000)
|
||||||
|
|
||||||
#ifndef __ASSEMBLY__
|
#ifndef __ASSEMBLY__
|
||||||
|
|
||||||
#define CPU_FTR_PPCAS_ARCH_V2_BASE (CPU_FTR_SLB | \
|
#define CPU_FTR_PPCAS_ARCH_V2_BASE (CPU_FTR_SLB | \
|
||||||
|
|
Loading…
Reference in New Issue