mirror of https://gitee.com/openkylin/linux.git
ARM: at91/dt: move sama5d3 SoC to the new main/slow clk model
Replace the old main and clk definitions (fixed rate clk) by the new main and slow clk subtree definition (ck = mux(rc_osc, osc)). Signed-off-by: Boris BREZILLON <boris.brezillon@free-electrons.com> Signed-off-by: Nicolas Ferre <nicolas.ferre@atmel.com>
This commit is contained in:
parent
4d735e548c
commit
4753219dd3
|
@ -58,6 +58,18 @@ memory {
|
||||||
reg = <0x20000000 0x8000000>;
|
reg = <0x20000000 0x8000000>;
|
||||||
};
|
};
|
||||||
|
|
||||||
|
slow_xtal: slow_xtal {
|
||||||
|
compatible = "fixed-clock";
|
||||||
|
#clock-cells = <0>;
|
||||||
|
clock-frequency = <0>;
|
||||||
|
};
|
||||||
|
|
||||||
|
main_xtal: main_xtal {
|
||||||
|
compatible = "fixed-clock";
|
||||||
|
#clock-cells = <0>;
|
||||||
|
clock-frequency = <0>;
|
||||||
|
};
|
||||||
|
|
||||||
clocks {
|
clocks {
|
||||||
adc_op_clk: adc_op_clk{
|
adc_op_clk: adc_op_clk{
|
||||||
compatible = "fixed-clock";
|
compatible = "fixed-clock";
|
||||||
|
@ -749,18 +761,29 @@ pmc: pmc@fffffc00 {
|
||||||
#size-cells = <0>;
|
#size-cells = <0>;
|
||||||
#interrupt-cells = <1>;
|
#interrupt-cells = <1>;
|
||||||
|
|
||||||
clk32k: slck {
|
main_rc_osc: main_rc_osc {
|
||||||
compatible = "fixed-clock";
|
compatible = "atmel,at91sam9x5-clk-main-rc-osc";
|
||||||
#clock-cells = <0>;
|
#clock-cells = <0>;
|
||||||
clock-frequency = <32768>;
|
interrupt-parent = <&pmc>;
|
||||||
|
interrupts = <AT91_PMC_MOSCRCS>;
|
||||||
|
clock-frequency = <12000000>;
|
||||||
|
clock-accuracy = <50000000>;
|
||||||
};
|
};
|
||||||
|
|
||||||
main: mainck {
|
main_osc: main_osc {
|
||||||
compatible = "atmel,at91rm9200-clk-main";
|
compatible = "atmel,at91rm9200-clk-main-osc";
|
||||||
#clock-cells = <0>;
|
#clock-cells = <0>;
|
||||||
interrupt-parent = <&pmc>;
|
interrupt-parent = <&pmc>;
|
||||||
interrupts = <AT91_PMC_MOSCS>;
|
interrupts = <AT91_PMC_MOSCS>;
|
||||||
clocks = <&clk32k>;
|
clocks = <&main_xtal>;
|
||||||
|
};
|
||||||
|
|
||||||
|
main: mainck {
|
||||||
|
compatible = "atmel,at91sam9x5-clk-main";
|
||||||
|
#clock-cells = <0>;
|
||||||
|
interrupt-parent = <&pmc>;
|
||||||
|
interrupts = <AT91_PMC_MOSCSELS>;
|
||||||
|
clocks = <&main_rc_osc &main_osc>;
|
||||||
};
|
};
|
||||||
|
|
||||||
plla: pllack {
|
plla: pllack {
|
||||||
|
@ -1089,6 +1112,32 @@ watchdog@fffffe40 {
|
||||||
status = "disabled";
|
status = "disabled";
|
||||||
};
|
};
|
||||||
|
|
||||||
|
sckc@fffffe50 {
|
||||||
|
compatible = "atmel,at91sam9x5-sckc";
|
||||||
|
reg = <0xfffffe50 0x4>;
|
||||||
|
|
||||||
|
slow_rc_osc: slow_rc_osc {
|
||||||
|
compatible = "atmel,at91sam9x5-clk-slow-rc-osc";
|
||||||
|
#clock-cells = <0>;
|
||||||
|
clock-frequency = <32768>;
|
||||||
|
clock-accuracy = <50000000>;
|
||||||
|
atmel,startup-time-usec = <75>;
|
||||||
|
};
|
||||||
|
|
||||||
|
slow_osc: slow_osc {
|
||||||
|
compatible = "atmel,at91sam9x5-clk-slow-osc";
|
||||||
|
#clock-cells = <0>;
|
||||||
|
clocks = <&slow_xtal>;
|
||||||
|
atmel,startup-time-usec = <1200000>;
|
||||||
|
};
|
||||||
|
|
||||||
|
clk32k: slowck {
|
||||||
|
compatible = "atmel,at91sam9x5-clk-slow";
|
||||||
|
#clock-cells = <0>;
|
||||||
|
clocks = <&slow_rc_osc &slow_osc>;
|
||||||
|
};
|
||||||
|
};
|
||||||
|
|
||||||
rtc@fffffeb0 {
|
rtc@fffffeb0 {
|
||||||
compatible = "atmel,at91rm9200-rtc";
|
compatible = "atmel,at91rm9200-rtc";
|
||||||
reg = <0xfffffeb0 0x30>;
|
reg = <0xfffffeb0 0x30>;
|
||||||
|
|
Loading…
Reference in New Issue